Display Substrate and Display Apparatus

Disclosed is a display substrate, including a base substrate (100), a circuit structure layer disposed on the base substrate (100), and a light emitting structure layer. The circuit structure layer includes a plurality of pixel circuits located in a first display region (A1), at least one first trac...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: DENG, Jiangtao, CHEN, Du, NIU, Zuoji, LONG, Yixuan, CHEN, Jiaxing, YANG, Xiaoyan, LI, Xiping, SHANG, Tinghua, LI, Meng, LONG, Yue, ZHANG, Yi, LI, De, DU, Lili, LIU, Biao, LI, Jie
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator DENG, Jiangtao
CHEN, Du
NIU, Zuoji
LONG, Yixuan
CHEN, Jiaxing
YANG, Xiaoyan
LI, Xiping
SHANG, Tinghua
LI, Meng
LONG, Yue
ZHANG, Yi
LI, De
DU, Lili
LIU, Biao
LI, Jie
description Disclosed is a display substrate, including a base substrate (100), a circuit structure layer disposed on the base substrate (100), and a light emitting structure layer. The circuit structure layer includes a plurality of pixel circuits located in a first display region (A1), at least one first trace 231 extending along a first direction (D1), at least one second trace 232 extending along a second direction (D2), and at least one third trace located in a peripheral region (BB). The at least one first trace (231) is electrically connected with the at least one second trace (232) and the at least one third trace is electrically connected with at least one of following; the at least one first trace (231) and the at least one second trace (232).
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2024381708A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2024381708A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2024381708A13</originalsourceid><addsrcrecordid>eNrjZFB3ySwuyEmsVAguTSouKUosSVVIzEtRgIk6FhQkAgVLi3kYWNMSc4pTeaE0N4Oym2uIs4duakF-fGpxQWJyal5qSXxosJGBkYmxhaG5gYWjoTFxqgA5KyjV</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Display Substrate and Display Apparatus</title><source>esp@cenet</source><creator>DENG, Jiangtao ; CHEN, Du ; NIU, Zuoji ; LONG, Yixuan ; CHEN, Jiaxing ; YANG, Xiaoyan ; LI, Xiping ; SHANG, Tinghua ; LI, Meng ; LONG, Yue ; ZHANG, Yi ; LI, De ; DU, Lili ; LIU, Biao ; LI, Jie</creator><creatorcontrib>DENG, Jiangtao ; CHEN, Du ; NIU, Zuoji ; LONG, Yixuan ; CHEN, Jiaxing ; YANG, Xiaoyan ; LI, Xiping ; SHANG, Tinghua ; LI, Meng ; LONG, Yue ; ZHANG, Yi ; LI, De ; DU, Lili ; LIU, Biao ; LI, Jie</creatorcontrib><description>Disclosed is a display substrate, including a base substrate (100), a circuit structure layer disposed on the base substrate (100), and a light emitting structure layer. The circuit structure layer includes a plurality of pixel circuits located in a first display region (A1), at least one first trace 231 extending along a first direction (D1), at least one second trace 232 extending along a second direction (D2), and at least one third trace located in a peripheral region (BB). The at least one first trace (231) is electrically connected with the at least one second trace (232) and the at least one third trace is electrically connected with at least one of following; the at least one first trace (231) and the at least one second trace (232).</description><language>eng</language><subject>ELECTRICITY</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20241114&amp;DB=EPODOC&amp;CC=US&amp;NR=2024381708A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20241114&amp;DB=EPODOC&amp;CC=US&amp;NR=2024381708A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>DENG, Jiangtao</creatorcontrib><creatorcontrib>CHEN, Du</creatorcontrib><creatorcontrib>NIU, Zuoji</creatorcontrib><creatorcontrib>LONG, Yixuan</creatorcontrib><creatorcontrib>CHEN, Jiaxing</creatorcontrib><creatorcontrib>YANG, Xiaoyan</creatorcontrib><creatorcontrib>LI, Xiping</creatorcontrib><creatorcontrib>SHANG, Tinghua</creatorcontrib><creatorcontrib>LI, Meng</creatorcontrib><creatorcontrib>LONG, Yue</creatorcontrib><creatorcontrib>ZHANG, Yi</creatorcontrib><creatorcontrib>LI, De</creatorcontrib><creatorcontrib>DU, Lili</creatorcontrib><creatorcontrib>LIU, Biao</creatorcontrib><creatorcontrib>LI, Jie</creatorcontrib><title>Display Substrate and Display Apparatus</title><description>Disclosed is a display substrate, including a base substrate (100), a circuit structure layer disposed on the base substrate (100), and a light emitting structure layer. The circuit structure layer includes a plurality of pixel circuits located in a first display region (A1), at least one first trace 231 extending along a first direction (D1), at least one second trace 232 extending along a second direction (D2), and at least one third trace located in a peripheral region (BB). The at least one first trace (231) is electrically connected with the at least one second trace (232) and the at least one third trace is electrically connected with at least one of following; the at least one first trace (231) and the at least one second trace (232).</description><subject>ELECTRICITY</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFB3ySwuyEmsVAguTSouKUosSVVIzEtRgIk6FhQkAgVLi3kYWNMSc4pTeaE0N4Oym2uIs4duakF-fGpxQWJyal5qSXxosJGBkYmxhaG5gYWjoTFxqgA5KyjV</recordid><startdate>20241114</startdate><enddate>20241114</enddate><creator>DENG, Jiangtao</creator><creator>CHEN, Du</creator><creator>NIU, Zuoji</creator><creator>LONG, Yixuan</creator><creator>CHEN, Jiaxing</creator><creator>YANG, Xiaoyan</creator><creator>LI, Xiping</creator><creator>SHANG, Tinghua</creator><creator>LI, Meng</creator><creator>LONG, Yue</creator><creator>ZHANG, Yi</creator><creator>LI, De</creator><creator>DU, Lili</creator><creator>LIU, Biao</creator><creator>LI, Jie</creator><scope>EVB</scope></search><sort><creationdate>20241114</creationdate><title>Display Substrate and Display Apparatus</title><author>DENG, Jiangtao ; CHEN, Du ; NIU, Zuoji ; LONG, Yixuan ; CHEN, Jiaxing ; YANG, Xiaoyan ; LI, Xiping ; SHANG, Tinghua ; LI, Meng ; LONG, Yue ; ZHANG, Yi ; LI, De ; DU, Lili ; LIU, Biao ; LI, Jie</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2024381708A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>ELECTRICITY</topic><toplevel>online_resources</toplevel><creatorcontrib>DENG, Jiangtao</creatorcontrib><creatorcontrib>CHEN, Du</creatorcontrib><creatorcontrib>NIU, Zuoji</creatorcontrib><creatorcontrib>LONG, Yixuan</creatorcontrib><creatorcontrib>CHEN, Jiaxing</creatorcontrib><creatorcontrib>YANG, Xiaoyan</creatorcontrib><creatorcontrib>LI, Xiping</creatorcontrib><creatorcontrib>SHANG, Tinghua</creatorcontrib><creatorcontrib>LI, Meng</creatorcontrib><creatorcontrib>LONG, Yue</creatorcontrib><creatorcontrib>ZHANG, Yi</creatorcontrib><creatorcontrib>LI, De</creatorcontrib><creatorcontrib>DU, Lili</creatorcontrib><creatorcontrib>LIU, Biao</creatorcontrib><creatorcontrib>LI, Jie</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>DENG, Jiangtao</au><au>CHEN, Du</au><au>NIU, Zuoji</au><au>LONG, Yixuan</au><au>CHEN, Jiaxing</au><au>YANG, Xiaoyan</au><au>LI, Xiping</au><au>SHANG, Tinghua</au><au>LI, Meng</au><au>LONG, Yue</au><au>ZHANG, Yi</au><au>LI, De</au><au>DU, Lili</au><au>LIU, Biao</au><au>LI, Jie</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Display Substrate and Display Apparatus</title><date>2024-11-14</date><risdate>2024</risdate><abstract>Disclosed is a display substrate, including a base substrate (100), a circuit structure layer disposed on the base substrate (100), and a light emitting structure layer. The circuit structure layer includes a plurality of pixel circuits located in a first display region (A1), at least one first trace 231 extending along a first direction (D1), at least one second trace 232 extending along a second direction (D2), and at least one third trace located in a peripheral region (BB). The at least one first trace (231) is electrically connected with the at least one second trace (232) and the at least one third trace is electrically connected with at least one of following; the at least one first trace (231) and the at least one second trace (232).</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2024381708A1
source esp@cenet
subjects ELECTRICITY
title Display Substrate and Display Apparatus
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-01T02%3A09%3A18IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=DENG,%20Jiangtao&rft.date=2024-11-14&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2024381708A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true