THREE-DIMENSIONAL MEMORY DEVICE AND METHOD OF MAKING THEREOF USING ION IMPLANTED ETCH STOP LAYER ON A SACRIFICIAL FILL MATERIAL

A method includes forming a first alternating stack of first insulating layers and first sacrificial material layers over a substrate, forming a first in-process inter-tier dielectric layer over the first alternating stack, forming a first memory opening through the first in-process inter-tier diele...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: ZHOU, Bing, MAKALA, Raghuveer S, KANAKAMEDALA, Senaka
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator ZHOU, Bing
MAKALA, Raghuveer S
KANAKAMEDALA, Senaka
description A method includes forming a first alternating stack of first insulating layers and first sacrificial material layers over a substrate, forming a first in-process inter-tier dielectric layer over the first alternating stack, forming a first memory opening through the first in-process inter-tier dielectric layer and the first alternating stack, forming a sacrificial memory opening fill structure in the first memory opening, doping an upper portion of the sacrificial memory opening fill structure with atoms of at least one dopant species, forming a second alternating stack of second insulating layers and second sacrificial material layers over the first alternating stack, forming a second memory opening through the second alternating stack by performing an anisotropic etch process, and removing the sacrificial memory opening fill structure.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2024371761A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2024371761A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2024371761A13</originalsourceid><addsrcrecordid>eNqNjcEKwjAMhnfxIOo7BDwP3CbuHNrMBdd2tJ2w0xhST6KDeffV7cAH8BS-_H--rJOPry1RKlmRdmw0NqBIGduDpCsLAtQybnxtJJgKFF5Yn8HXZCli5xaKZ8CqbVB7kkBe1OC8aaHBnizEEMGhsFyx4OivuIlP0JONtE1W9_Exh91vbpJ9tRjSML2GME_jLTzDe-hcfsiPRZmVpwyz4r_WF9jOPEk</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>THREE-DIMENSIONAL MEMORY DEVICE AND METHOD OF MAKING THEREOF USING ION IMPLANTED ETCH STOP LAYER ON A SACRIFICIAL FILL MATERIAL</title><source>esp@cenet</source><creator>ZHOU, Bing ; MAKALA, Raghuveer S ; KANAKAMEDALA, Senaka</creator><creatorcontrib>ZHOU, Bing ; MAKALA, Raghuveer S ; KANAKAMEDALA, Senaka</creatorcontrib><description>A method includes forming a first alternating stack of first insulating layers and first sacrificial material layers over a substrate, forming a first in-process inter-tier dielectric layer over the first alternating stack, forming a first memory opening through the first in-process inter-tier dielectric layer and the first alternating stack, forming a sacrificial memory opening fill structure in the first memory opening, doping an upper portion of the sacrificial memory opening fill structure with atoms of at least one dopant species, forming a second alternating stack of second insulating layers and second sacrificial material layers over the first alternating stack, forming a second memory opening through the second alternating stack by performing an anisotropic etch process, and removing the sacrificial memory opening fill structure.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; INFORMATION STORAGE ; PHYSICS ; SEMICONDUCTOR DEVICES ; STATIC STORES</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20241107&amp;DB=EPODOC&amp;CC=US&amp;NR=2024371761A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20241107&amp;DB=EPODOC&amp;CC=US&amp;NR=2024371761A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>ZHOU, Bing</creatorcontrib><creatorcontrib>MAKALA, Raghuveer S</creatorcontrib><creatorcontrib>KANAKAMEDALA, Senaka</creatorcontrib><title>THREE-DIMENSIONAL MEMORY DEVICE AND METHOD OF MAKING THEREOF USING ION IMPLANTED ETCH STOP LAYER ON A SACRIFICIAL FILL MATERIAL</title><description>A method includes forming a first alternating stack of first insulating layers and first sacrificial material layers over a substrate, forming a first in-process inter-tier dielectric layer over the first alternating stack, forming a first memory opening through the first in-process inter-tier dielectric layer and the first alternating stack, forming a sacrificial memory opening fill structure in the first memory opening, doping an upper portion of the sacrificial memory opening fill structure with atoms of at least one dopant species, forming a second alternating stack of second insulating layers and second sacrificial material layers over the first alternating stack, forming a second memory opening through the second alternating stack by performing an anisotropic etch process, and removing the sacrificial memory opening fill structure.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>SEMICONDUCTOR DEVICES</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjcEKwjAMhnfxIOo7BDwP3CbuHNrMBdd2tJ2w0xhST6KDeffV7cAH8BS-_H--rJOPry1RKlmRdmw0NqBIGduDpCsLAtQybnxtJJgKFF5Yn8HXZCli5xaKZ8CqbVB7kkBe1OC8aaHBnizEEMGhsFyx4OivuIlP0JONtE1W9_Exh91vbpJ9tRjSML2GME_jLTzDe-hcfsiPRZmVpwyz4r_WF9jOPEk</recordid><startdate>20241107</startdate><enddate>20241107</enddate><creator>ZHOU, Bing</creator><creator>MAKALA, Raghuveer S</creator><creator>KANAKAMEDALA, Senaka</creator><scope>EVB</scope></search><sort><creationdate>20241107</creationdate><title>THREE-DIMENSIONAL MEMORY DEVICE AND METHOD OF MAKING THEREOF USING ION IMPLANTED ETCH STOP LAYER ON A SACRIFICIAL FILL MATERIAL</title><author>ZHOU, Bing ; MAKALA, Raghuveer S ; KANAKAMEDALA, Senaka</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2024371761A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>SEMICONDUCTOR DEVICES</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>ZHOU, Bing</creatorcontrib><creatorcontrib>MAKALA, Raghuveer S</creatorcontrib><creatorcontrib>KANAKAMEDALA, Senaka</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>ZHOU, Bing</au><au>MAKALA, Raghuveer S</au><au>KANAKAMEDALA, Senaka</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>THREE-DIMENSIONAL MEMORY DEVICE AND METHOD OF MAKING THEREOF USING ION IMPLANTED ETCH STOP LAYER ON A SACRIFICIAL FILL MATERIAL</title><date>2024-11-07</date><risdate>2024</risdate><abstract>A method includes forming a first alternating stack of first insulating layers and first sacrificial material layers over a substrate, forming a first in-process inter-tier dielectric layer over the first alternating stack, forming a first memory opening through the first in-process inter-tier dielectric layer and the first alternating stack, forming a sacrificial memory opening fill structure in the first memory opening, doping an upper portion of the sacrificial memory opening fill structure with atoms of at least one dopant species, forming a second alternating stack of second insulating layers and second sacrificial material layers over the first alternating stack, forming a second memory opening through the second alternating stack by performing an anisotropic etch process, and removing the sacrificial memory opening fill structure.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2024371761A1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
INFORMATION STORAGE
PHYSICS
SEMICONDUCTOR DEVICES
STATIC STORES
title THREE-DIMENSIONAL MEMORY DEVICE AND METHOD OF MAKING THEREOF USING ION IMPLANTED ETCH STOP LAYER ON A SACRIFICIAL FILL MATERIAL
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-27T01%3A21%3A58IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=ZHOU,%20Bing&rft.date=2024-11-07&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2024371761A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true