ANALOG CELLS UTILIZING COMPLEMENTARY MOSFET PAIRS
An electronic design flow generates an electronic architectural design layout for analog circuitry from a schematic diagram. The electronic design flow assigns analog circuits of the schematic diagram to various categories of analog circuits. The electronic design flow places various analog standard...
Gespeichert in:
Hauptverfasser: | , , , , , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | Chang, Chih-Chiang Chen, Yung-Shun Yang, Chung-Chieh LU, Chung-Ting Chen, Tai-Yi Peng, Yung-Chow Cheng, Nai Chen Hsieh, Chung-Peng |
description | An electronic design flow generates an electronic architectural design layout for analog circuitry from a schematic diagram. The electronic design flow assigns analog circuits of the schematic diagram to various categories of analog circuits. The electronic design flow places various analog standard cells corresponding to these categories of analog circuits into analog placement sites assigned to the analog circuits. These analog standard cells have a uniform cell height which allows these analog standard cells to be readily connected or merged to digital standard cells which decreases the area of the electronic architectural design layout. This uniformity in height between these analog standard cells additionally provides a more reliable yield when compared to non-uniform analog standard cells. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2024370624A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2024370624A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2024370624A13</originalsourceid><addsrcrecordid>eNrjZDB09HP08XdXcHb18QlWCA3x9PGM8vQD8v19A3xcfV39QhyDIhV8_YPdXEMUAhw9g4J5GFjTEnOKU3mhNDeDMlDO2UM3tSA_PrW4IDE5NS-1JD402MjAyMTY3MDMyMTR0Jg4VQAHbSe5</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>ANALOG CELLS UTILIZING COMPLEMENTARY MOSFET PAIRS</title><source>esp@cenet</source><creator>Chang, Chih-Chiang ; Chen, Yung-Shun ; Yang, Chung-Chieh ; LU, Chung-Ting ; Chen, Tai-Yi ; Peng, Yung-Chow ; Cheng, Nai Chen ; Hsieh, Chung-Peng</creator><creatorcontrib>Chang, Chih-Chiang ; Chen, Yung-Shun ; Yang, Chung-Chieh ; LU, Chung-Ting ; Chen, Tai-Yi ; Peng, Yung-Chow ; Cheng, Nai Chen ; Hsieh, Chung-Peng</creatorcontrib><description>An electronic design flow generates an electronic architectural design layout for analog circuitry from a schematic diagram. The electronic design flow assigns analog circuits of the schematic diagram to various categories of analog circuits. The electronic design flow places various analog standard cells corresponding to these categories of analog circuits into analog placement sites assigned to the analog circuits. These analog standard cells have a uniform cell height which allows these analog standard cells to be readily connected or merged to digital standard cells which decreases the area of the electronic architectural design layout. This uniformity in height between these analog standard cells additionally provides a more reliable yield when compared to non-uniform analog standard cells.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20241107&DB=EPODOC&CC=US&NR=2024370624A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76294</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20241107&DB=EPODOC&CC=US&NR=2024370624A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Chang, Chih-Chiang</creatorcontrib><creatorcontrib>Chen, Yung-Shun</creatorcontrib><creatorcontrib>Yang, Chung-Chieh</creatorcontrib><creatorcontrib>LU, Chung-Ting</creatorcontrib><creatorcontrib>Chen, Tai-Yi</creatorcontrib><creatorcontrib>Peng, Yung-Chow</creatorcontrib><creatorcontrib>Cheng, Nai Chen</creatorcontrib><creatorcontrib>Hsieh, Chung-Peng</creatorcontrib><title>ANALOG CELLS UTILIZING COMPLEMENTARY MOSFET PAIRS</title><description>An electronic design flow generates an electronic architectural design layout for analog circuitry from a schematic diagram. The electronic design flow assigns analog circuits of the schematic diagram to various categories of analog circuits. The electronic design flow places various analog standard cells corresponding to these categories of analog circuits into analog placement sites assigned to the analog circuits. These analog standard cells have a uniform cell height which allows these analog standard cells to be readily connected or merged to digital standard cells which decreases the area of the electronic architectural design layout. This uniformity in height between these analog standard cells additionally provides a more reliable yield when compared to non-uniform analog standard cells.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDB09HP08XdXcHb18QlWCA3x9PGM8vQD8v19A3xcfV39QhyDIhV8_YPdXEMUAhw9g4J5GFjTEnOKU3mhNDeDMlDO2UM3tSA_PrW4IDE5NS-1JD402MjAyMTY3MDMyMTR0Jg4VQAHbSe5</recordid><startdate>20241107</startdate><enddate>20241107</enddate><creator>Chang, Chih-Chiang</creator><creator>Chen, Yung-Shun</creator><creator>Yang, Chung-Chieh</creator><creator>LU, Chung-Ting</creator><creator>Chen, Tai-Yi</creator><creator>Peng, Yung-Chow</creator><creator>Cheng, Nai Chen</creator><creator>Hsieh, Chung-Peng</creator><scope>EVB</scope></search><sort><creationdate>20241107</creationdate><title>ANALOG CELLS UTILIZING COMPLEMENTARY MOSFET PAIRS</title><author>Chang, Chih-Chiang ; Chen, Yung-Shun ; Yang, Chung-Chieh ; LU, Chung-Ting ; Chen, Tai-Yi ; Peng, Yung-Chow ; Cheng, Nai Chen ; Hsieh, Chung-Peng</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2024370624A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>Chang, Chih-Chiang</creatorcontrib><creatorcontrib>Chen, Yung-Shun</creatorcontrib><creatorcontrib>Yang, Chung-Chieh</creatorcontrib><creatorcontrib>LU, Chung-Ting</creatorcontrib><creatorcontrib>Chen, Tai-Yi</creatorcontrib><creatorcontrib>Peng, Yung-Chow</creatorcontrib><creatorcontrib>Cheng, Nai Chen</creatorcontrib><creatorcontrib>Hsieh, Chung-Peng</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Chang, Chih-Chiang</au><au>Chen, Yung-Shun</au><au>Yang, Chung-Chieh</au><au>LU, Chung-Ting</au><au>Chen, Tai-Yi</au><au>Peng, Yung-Chow</au><au>Cheng, Nai Chen</au><au>Hsieh, Chung-Peng</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>ANALOG CELLS UTILIZING COMPLEMENTARY MOSFET PAIRS</title><date>2024-11-07</date><risdate>2024</risdate><abstract>An electronic design flow generates an electronic architectural design layout for analog circuitry from a schematic diagram. The electronic design flow assigns analog circuits of the schematic diagram to various categories of analog circuits. The electronic design flow places various analog standard cells corresponding to these categories of analog circuits into analog placement sites assigned to the analog circuits. These analog standard cells have a uniform cell height which allows these analog standard cells to be readily connected or merged to digital standard cells which decreases the area of the electronic architectural design layout. This uniformity in height between these analog standard cells additionally provides a more reliable yield when compared to non-uniform analog standard cells.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US2024370624A1 |
source | esp@cenet |
subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
title | ANALOG CELLS UTILIZING COMPLEMENTARY MOSFET PAIRS |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-21T19%3A58%3A23IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Chang,%20Chih-Chiang&rft.date=2024-11-07&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2024370624A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |