DISPLAY SUBSTRATE COMPRISING PLANARIZATION LAYER AND DISPLAY DEVICE THEREOF

The present disclosure relates to a display substrate, including: a substrate including a display region and a peripheral region surrounding the display region, the peripheral region including a first wiring region, the first wiring region including a first sub-wiring region disposed along a first d...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: WANG, Miao, PANG, Yuqian, XIAO, Yunsheng
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator WANG, Miao
PANG, Yuqian
XIAO, Yunsheng
description The present disclosure relates to a display substrate, including: a substrate including a display region and a peripheral region surrounding the display region, the peripheral region including a first wiring region, the first wiring region including a first sub-wiring region disposed along a first direction away from the display region; a first conductive layer located on the substrate; a first dielectric layer located on the first conductive layer; a second conductive layer located on the first dielectric layer; a second dielectric layer located on the second conductive layer; a third conductive layer located on the second dielectric layer; a third dielectric layer as a planarization layer located on the third conductive layer; a fourth conductive layer located on the third dielectric layer. The fourth wiring is electrically connected to the third wiring. An orthographic projection of the fourth wiring on the substrate at least partially overlaps with an orthographic projection of the third wiring on the substrate.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2024365620A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2024365620A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2024365620A13</originalsourceid><addsrcrecordid>eNrjZPB28QwO8HGMVAgOdQoOCXIMcVVw9vcNCPIM9vRzVwDK-DkGeUY5hnj6-ykAlbkGKTj6uSjANLm4hnk6uyqEeLgGufq78TCwpiXmFKfyQmluBmU31xBnD93Ugvz41OKCxOTUvNSS-NBgIwMjE2MzUzMjA0dDY-JUAQB6fS7v</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>DISPLAY SUBSTRATE COMPRISING PLANARIZATION LAYER AND DISPLAY DEVICE THEREOF</title><source>esp@cenet</source><creator>WANG, Miao ; PANG, Yuqian ; XIAO, Yunsheng</creator><creatorcontrib>WANG, Miao ; PANG, Yuqian ; XIAO, Yunsheng</creatorcontrib><description>The present disclosure relates to a display substrate, including: a substrate including a display region and a peripheral region surrounding the display region, the peripheral region including a first wiring region, the first wiring region including a first sub-wiring region disposed along a first direction away from the display region; a first conductive layer located on the substrate; a first dielectric layer located on the first conductive layer; a second conductive layer located on the first dielectric layer; a second dielectric layer located on the second conductive layer; a third conductive layer located on the second dielectric layer; a third dielectric layer as a planarization layer located on the third conductive layer; a fourth conductive layer located on the third dielectric layer. The fourth wiring is electrically connected to the third wiring. An orthographic projection of the fourth wiring on the substrate at least partially overlaps with an orthographic projection of the third wiring on the substrate.</description><language>eng</language><subject>ELECTRICITY</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20241031&amp;DB=EPODOC&amp;CC=US&amp;NR=2024365620A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20241031&amp;DB=EPODOC&amp;CC=US&amp;NR=2024365620A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>WANG, Miao</creatorcontrib><creatorcontrib>PANG, Yuqian</creatorcontrib><creatorcontrib>XIAO, Yunsheng</creatorcontrib><title>DISPLAY SUBSTRATE COMPRISING PLANARIZATION LAYER AND DISPLAY DEVICE THEREOF</title><description>The present disclosure relates to a display substrate, including: a substrate including a display region and a peripheral region surrounding the display region, the peripheral region including a first wiring region, the first wiring region including a first sub-wiring region disposed along a first direction away from the display region; a first conductive layer located on the substrate; a first dielectric layer located on the first conductive layer; a second conductive layer located on the first dielectric layer; a second dielectric layer located on the second conductive layer; a third conductive layer located on the second dielectric layer; a third dielectric layer as a planarization layer located on the third conductive layer; a fourth conductive layer located on the third dielectric layer. The fourth wiring is electrically connected to the third wiring. An orthographic projection of the fourth wiring on the substrate at least partially overlaps with an orthographic projection of the third wiring on the substrate.</description><subject>ELECTRICITY</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZPB28QwO8HGMVAgOdQoOCXIMcVVw9vcNCPIM9vRzVwDK-DkGeUY5hnj6-ykAlbkGKTj6uSjANLm4hnk6uyqEeLgGufq78TCwpiXmFKfyQmluBmU31xBnD93Ugvz41OKCxOTUvNSS-NBgIwMjE2MzUzMjA0dDY-JUAQB6fS7v</recordid><startdate>20241031</startdate><enddate>20241031</enddate><creator>WANG, Miao</creator><creator>PANG, Yuqian</creator><creator>XIAO, Yunsheng</creator><scope>EVB</scope></search><sort><creationdate>20241031</creationdate><title>DISPLAY SUBSTRATE COMPRISING PLANARIZATION LAYER AND DISPLAY DEVICE THEREOF</title><author>WANG, Miao ; PANG, Yuqian ; XIAO, Yunsheng</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2024365620A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>ELECTRICITY</topic><toplevel>online_resources</toplevel><creatorcontrib>WANG, Miao</creatorcontrib><creatorcontrib>PANG, Yuqian</creatorcontrib><creatorcontrib>XIAO, Yunsheng</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>WANG, Miao</au><au>PANG, Yuqian</au><au>XIAO, Yunsheng</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>DISPLAY SUBSTRATE COMPRISING PLANARIZATION LAYER AND DISPLAY DEVICE THEREOF</title><date>2024-10-31</date><risdate>2024</risdate><abstract>The present disclosure relates to a display substrate, including: a substrate including a display region and a peripheral region surrounding the display region, the peripheral region including a first wiring region, the first wiring region including a first sub-wiring region disposed along a first direction away from the display region; a first conductive layer located on the substrate; a first dielectric layer located on the first conductive layer; a second conductive layer located on the first dielectric layer; a second dielectric layer located on the second conductive layer; a third conductive layer located on the second dielectric layer; a third dielectric layer as a planarization layer located on the third conductive layer; a fourth conductive layer located on the third dielectric layer. The fourth wiring is electrically connected to the third wiring. An orthographic projection of the fourth wiring on the substrate at least partially overlaps with an orthographic projection of the third wiring on the substrate.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2024365620A1
source esp@cenet
subjects ELECTRICITY
title DISPLAY SUBSTRATE COMPRISING PLANARIZATION LAYER AND DISPLAY DEVICE THEREOF
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-01T13%3A42%3A00IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=WANG,%20Miao&rft.date=2024-10-31&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2024365620A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true