METHODS AND SYSTEMS FOR RUNNING SECURE PIPELINE TASKS AND INSECURE PIPELINE TASKS IN THE SAME HARDWARE ENTITIES

METHODS AND SYSTEMS FOR RUNNING SECURE PIPELINE TASKS AND INSECURE PIPELINE TASKS IN THE SAME HARDWARE ENTITIES

A system includes a hardware entity that can perform tasks in a secure mode or in an insecure mode. The system's secure resources include a secure memory and a secure logical interface (LIF). The system's insecure resources include an insecure memory and a first insecure LIF. A security mo...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Matus, Francis, Galles, Michael Brian, Sabev, Anton
Format: Patent
Sprache:eng
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Matus, Francis
Galles, Michael Brian
Sabev, Anton
description A system includes a hardware entity that can perform tasks in a secure mode or in an insecure mode. The system's secure resources include a secure memory and a secure logical interface (LIF). The system's insecure resources include an insecure memory and a first insecure LIF. A security mode circuit in the hardware entity can set the hardware entity to secure mode or to insecure mode. Tasks submitted via the secure LIF are performed in secure mode. Tasks submitted via the insecure LIF are performed in insecure mode. The tasks are associated with security mode status indicators that are written to the hardware entities security mode indicator to thereby set the hardware entity into secure mode or insecure mode. The hardware entity cannot access secure resources while in insecure mode.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2024354447A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2024354447A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2024354447A13</originalsourceid><addsrcrecordid>eNqNyrEKwkAMgOEuDqK-Q8BZ0Pak89GmXtCm5ZJDnEqRcxJbqO-Pgo4OTv_wf_NkqFFdUwpYLkEuolgLVI0HH5iJDyBYBI_QUosnYgS1cvxo4t-PGNQhiK0RnPXl2b4NspISyjKZ3fr7FFffLpJ1hVq4TRyHLk5jf42P-OyCpNvUZHtjTG532X_qBYBfOHg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>METHODS AND SYSTEMS FOR RUNNING SECURE PIPELINE TASKS AND INSECURE PIPELINE TASKS IN THE SAME HARDWARE ENTITIES</title><source>esp@cenet</source><creator>Matus, Francis ; Galles, Michael Brian ; Sabev, Anton</creator><creatorcontrib>Matus, Francis ; Galles, Michael Brian ; Sabev, Anton</creatorcontrib><description>A system includes a hardware entity that can perform tasks in a secure mode or in an insecure mode. The system's secure resources include a secure memory and a secure logical interface (LIF). The system's insecure resources include an insecure memory and a first insecure LIF. A security mode circuit in the hardware entity can set the hardware entity to secure mode or to insecure mode. Tasks submitted via the secure LIF are performed in secure mode. Tasks submitted via the insecure LIF are performed in insecure mode. The tasks are associated with security mode status indicators that are written to the hardware entities security mode indicator to thereby set the hardware entity into secure mode or insecure mode. The hardware entity cannot access secure resources while in insecure mode.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20241024&amp;DB=EPODOC&amp;CC=US&amp;NR=2024354447A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,309,781,886,25569,76552</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20241024&amp;DB=EPODOC&amp;CC=US&amp;NR=2024354447A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Matus, Francis</creatorcontrib><creatorcontrib>Galles, Michael Brian</creatorcontrib><creatorcontrib>Sabev, Anton</creatorcontrib><title>METHODS AND SYSTEMS FOR RUNNING SECURE PIPELINE TASKS AND INSECURE PIPELINE TASKS IN THE SAME HARDWARE ENTITIES</title><description>A system includes a hardware entity that can perform tasks in a secure mode or in an insecure mode. The system's secure resources include a secure memory and a secure logical interface (LIF). The system's insecure resources include an insecure memory and a first insecure LIF. A security mode circuit in the hardware entity can set the hardware entity to secure mode or to insecure mode. Tasks submitted via the secure LIF are performed in secure mode. Tasks submitted via the insecure LIF are performed in insecure mode. The tasks are associated with security mode status indicators that are written to the hardware entities security mode indicator to thereby set the hardware entity into secure mode or insecure mode. The hardware entity cannot access secure resources while in insecure mode.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyrEKwkAMgOEuDqK-Q8BZ0Pak89GmXtCm5ZJDnEqRcxJbqO-Pgo4OTv_wf_NkqFFdUwpYLkEuolgLVI0HH5iJDyBYBI_QUosnYgS1cvxo4t-PGNQhiK0RnPXl2b4NspISyjKZ3fr7FFffLpJ1hVq4TRyHLk5jf42P-OyCpNvUZHtjTG532X_qBYBfOHg</recordid><startdate>20241024</startdate><enddate>20241024</enddate><creator>Matus, Francis</creator><creator>Galles, Michael Brian</creator><creator>Sabev, Anton</creator><scope>EVB</scope></search><sort><creationdate>20241024</creationdate><title>METHODS AND SYSTEMS FOR RUNNING SECURE PIPELINE TASKS AND INSECURE PIPELINE TASKS IN THE SAME HARDWARE ENTITIES</title><author>Matus, Francis ; Galles, Michael Brian ; Sabev, Anton</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2024354447A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>Matus, Francis</creatorcontrib><creatorcontrib>Galles, Michael Brian</creatorcontrib><creatorcontrib>Sabev, Anton</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Matus, Francis</au><au>Galles, Michael Brian</au><au>Sabev, Anton</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>METHODS AND SYSTEMS FOR RUNNING SECURE PIPELINE TASKS AND INSECURE PIPELINE TASKS IN THE SAME HARDWARE ENTITIES</title><date>2024-10-24</date><risdate>2024</risdate><abstract>A system includes a hardware entity that can perform tasks in a secure mode or in an insecure mode. The system's secure resources include a secure memory and a secure logical interface (LIF). The system's insecure resources include an insecure memory and a first insecure LIF. A security mode circuit in the hardware entity can set the hardware entity to secure mode or to insecure mode. Tasks submitted via the secure LIF are performed in secure mode. Tasks submitted via the insecure LIF are performed in insecure mode. The tasks are associated with security mode status indicators that are written to the hardware entities security mode indicator to thereby set the hardware entity into secure mode or insecure mode. The hardware entity cannot access secure resources while in insecure mode.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2024354447A1
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title METHODS AND SYSTEMS FOR RUNNING SECURE PIPELINE TASKS AND INSECURE PIPELINE TASKS IN THE SAME HARDWARE ENTITIES
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-15T21%3A59%3A17IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Matus,%20Francis&rft.date=2024-10-24&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2024354447A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true