Adiabatic Stepwise Clock Architecture
Various implementations described herein are directed to a device having a clock driver that provides an adiabatic stepwise clock signal via an output node, and the clock driver may be coupled between a supply voltage and ground. Also, the device may have selectively switched stages with each select...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Schreiben Sie den ersten Kommentar!