STRUCTURE AND METHOD OF RECTANGULAR CELL IN SEMICONDUCTOR DEVICE
A layout method includes generating a design data comprising an electronic circuit, and generating a design layout by placing a first cell corresponding to the electronic circuit. The first cell includes a first source/drain region and a second source/drain region extending in a first direction in a...
Gespeichert in:
| Hauptverfasser: | , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | LIN, TZU-YING ZHUANG, HUI-ZHONG KAO, JERRY CHANG JUI WANG, POCHUN YANG, JUNGAN WANG, CHUNG-HSING |
| description | A layout method includes generating a design data comprising an electronic circuit, and generating a design layout by placing a first cell corresponding to the electronic circuit. The first cell includes a first source/drain region and a second source/drain region extending in a first direction in a first layer, a gate electrode extending in a second direction perpendicular to the first direction in a second layer, and a first conductive line arranged in a third layer over the second layer and electrically connected to one of the first source/drain region, the second source/drain region and the gate electrode. The first cell is defined by a left cell side and a right cell side. At least one of the left cell side, the right cell side, the gate electrode and the first conductive line extends in a third direction not parallel to the first and second directions. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2024330561A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2024330561A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2024330561A13</originalsourceid><addsrcrecordid>eNrjZHAIDgkKdQ4JDXJVcPRzUfB1DfHwd1Hwd1MIcnUOcfRzD_VxDFJwdvXxUfD0Uwh29fV09vdzAWrwD1JwcQ3zdHblYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBkYmxsYGpmaGjobGxKkCAFZDK4c</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>STRUCTURE AND METHOD OF RECTANGULAR CELL IN SEMICONDUCTOR DEVICE</title><source>esp@cenet</source><creator>LIN, TZU-YING ; ZHUANG, HUI-ZHONG ; KAO, JERRY CHANG JUI ; WANG, POCHUN ; YANG, JUNGAN ; WANG, CHUNG-HSING</creator><creatorcontrib>LIN, TZU-YING ; ZHUANG, HUI-ZHONG ; KAO, JERRY CHANG JUI ; WANG, POCHUN ; YANG, JUNGAN ; WANG, CHUNG-HSING</creatorcontrib><description>A layout method includes generating a design data comprising an electronic circuit, and generating a design layout by placing a first cell corresponding to the electronic circuit. The first cell includes a first source/drain region and a second source/drain region extending in a first direction in a first layer, a gate electrode extending in a second direction perpendicular to the first direction in a second layer, and a first conductive line arranged in a third layer over the second layer and electrically connected to one of the first source/drain region, the second source/drain region and the gate electrode. The first cell is defined by a left cell side and a right cell side. At least one of the left cell side, the right cell side, the gate electrode and the first conductive line extends in a third direction not parallel to the first and second directions.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; PHYSICS ; SEMICONDUCTOR DEVICES</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20241003&DB=EPODOC&CC=US&NR=2024330561A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20241003&DB=EPODOC&CC=US&NR=2024330561A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>LIN, TZU-YING</creatorcontrib><creatorcontrib>ZHUANG, HUI-ZHONG</creatorcontrib><creatorcontrib>KAO, JERRY CHANG JUI</creatorcontrib><creatorcontrib>WANG, POCHUN</creatorcontrib><creatorcontrib>YANG, JUNGAN</creatorcontrib><creatorcontrib>WANG, CHUNG-HSING</creatorcontrib><title>STRUCTURE AND METHOD OF RECTANGULAR CELL IN SEMICONDUCTOR DEVICE</title><description>A layout method includes generating a design data comprising an electronic circuit, and generating a design layout by placing a first cell corresponding to the electronic circuit. The first cell includes a first source/drain region and a second source/drain region extending in a first direction in a first layer, a gate electrode extending in a second direction perpendicular to the first direction in a second layer, and a first conductive line arranged in a third layer over the second layer and electrically connected to one of the first source/drain region, the second source/drain region and the gate electrode. The first cell is defined by a left cell side and a right cell side. At least one of the left cell side, the right cell side, the gate electrode and the first conductive line extends in a third direction not parallel to the first and second directions.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>PHYSICS</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHAIDgkKdQ4JDXJVcPRzUfB1DfHwd1Hwd1MIcnUOcfRzD_VxDFJwdvXxUfD0Uwh29fV09vdzAWrwD1JwcQ3zdHblYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBkYmxsYGpmaGjobGxKkCAFZDK4c</recordid><startdate>20241003</startdate><enddate>20241003</enddate><creator>LIN, TZU-YING</creator><creator>ZHUANG, HUI-ZHONG</creator><creator>KAO, JERRY CHANG JUI</creator><creator>WANG, POCHUN</creator><creator>YANG, JUNGAN</creator><creator>WANG, CHUNG-HSING</creator><scope>EVB</scope></search><sort><creationdate>20241003</creationdate><title>STRUCTURE AND METHOD OF RECTANGULAR CELL IN SEMICONDUCTOR DEVICE</title><author>LIN, TZU-YING ; ZHUANG, HUI-ZHONG ; KAO, JERRY CHANG JUI ; WANG, POCHUN ; YANG, JUNGAN ; WANG, CHUNG-HSING</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2024330561A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>PHYSICS</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>LIN, TZU-YING</creatorcontrib><creatorcontrib>ZHUANG, HUI-ZHONG</creatorcontrib><creatorcontrib>KAO, JERRY CHANG JUI</creatorcontrib><creatorcontrib>WANG, POCHUN</creatorcontrib><creatorcontrib>YANG, JUNGAN</creatorcontrib><creatorcontrib>WANG, CHUNG-HSING</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>LIN, TZU-YING</au><au>ZHUANG, HUI-ZHONG</au><au>KAO, JERRY CHANG JUI</au><au>WANG, POCHUN</au><au>YANG, JUNGAN</au><au>WANG, CHUNG-HSING</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>STRUCTURE AND METHOD OF RECTANGULAR CELL IN SEMICONDUCTOR DEVICE</title><date>2024-10-03</date><risdate>2024</risdate><abstract>A layout method includes generating a design data comprising an electronic circuit, and generating a design layout by placing a first cell corresponding to the electronic circuit. The first cell includes a first source/drain region and a second source/drain region extending in a first direction in a first layer, a gate electrode extending in a second direction perpendicular to the first direction in a second layer, and a first conductive line arranged in a third layer over the second layer and electrically connected to one of the first source/drain region, the second source/drain region and the gate electrode. The first cell is defined by a left cell side and a right cell side. At least one of the left cell side, the right cell side, the gate electrode and the first conductive line extends in a third direction not parallel to the first and second directions.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2024330561A1 |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY PHYSICS SEMICONDUCTOR DEVICES |
| title | STRUCTURE AND METHOD OF RECTANGULAR CELL IN SEMICONDUCTOR DEVICE |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-05T08%3A59%3A57IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=LIN,%20TZU-YING&rft.date=2024-10-03&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2024330561A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |