SEMICONDUCTOR PACKAGE AND SEMICONDUCTOR PACKAGE MANUFACTURING METHOD
A semiconductor package includes an upper redistribution structure, a first substrate, a first semiconductor chip, a second semiconductor chip, a bridge chip, and a first insulating layer. The upper redistribution structure includes an upper redistribution insulating layer and upper redistribution p...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Park, Seokbong Ko, Taeho Choi, Daeyeun Kang, Unbyoung |
| description | A semiconductor package includes an upper redistribution structure, a first substrate, a first semiconductor chip, a second semiconductor chip, a bridge chip, and a first insulating layer. The upper redistribution structure includes an upper redistribution insulating layer and upper redistribution patterns. The first substrate includes an upper surface, a lower surface, a first cavity extending in a vertical direction, and a second cavity provided apart from the first cavity in a horizontal direction and extending in the vertical direction. The first substrate is on an upper surface of the upper redistribution structure. The first semiconductor chip is accommodated in the first cavity and electrically connected to a subset of the upper redistribution patterns. The second semiconductor chip is accommodated in the second cavity and electrically connected to a subset of the upper redistribution patterns. The bridge chip is below the upper redistribution structure. The first insulating layer surrounds the bridge chip. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2024321700A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2024321700A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2024321700A13</originalsourceid><addsrcrecordid>eNrjZHAJdvX1dPb3cwl1DvEPUghwdPZ2dHdVcPRzUcAu4-voF-rm6BwSGuTp567g6xri4e_Cw8CalphTnMoLpbkZlN1cQ5w9dFML8uNTiwsSk1PzUkviQ4ONDIxMjI0MzQ0MHA2NiVMFABq8LMc</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SEMICONDUCTOR PACKAGE AND SEMICONDUCTOR PACKAGE MANUFACTURING METHOD</title><source>esp@cenet</source><creator>Park, Seokbong ; Ko, Taeho ; Choi, Daeyeun ; Kang, Unbyoung</creator><creatorcontrib>Park, Seokbong ; Ko, Taeho ; Choi, Daeyeun ; Kang, Unbyoung</creatorcontrib><description>A semiconductor package includes an upper redistribution structure, a first substrate, a first semiconductor chip, a second semiconductor chip, a bridge chip, and a first insulating layer. The upper redistribution structure includes an upper redistribution insulating layer and upper redistribution patterns. The first substrate includes an upper surface, a lower surface, a first cavity extending in a vertical direction, and a second cavity provided apart from the first cavity in a horizontal direction and extending in the vertical direction. The first substrate is on an upper surface of the upper redistribution structure. The first semiconductor chip is accommodated in the first cavity and electrically connected to a subset of the upper redistribution patterns. The second semiconductor chip is accommodated in the second cavity and electrically connected to a subset of the upper redistribution patterns. The bridge chip is below the upper redistribution structure. The first insulating layer surrounds the bridge chip.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240926&DB=EPODOC&CC=US&NR=2024321700A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76516</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240926&DB=EPODOC&CC=US&NR=2024321700A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Park, Seokbong</creatorcontrib><creatorcontrib>Ko, Taeho</creatorcontrib><creatorcontrib>Choi, Daeyeun</creatorcontrib><creatorcontrib>Kang, Unbyoung</creatorcontrib><title>SEMICONDUCTOR PACKAGE AND SEMICONDUCTOR PACKAGE MANUFACTURING METHOD</title><description>A semiconductor package includes an upper redistribution structure, a first substrate, a first semiconductor chip, a second semiconductor chip, a bridge chip, and a first insulating layer. The upper redistribution structure includes an upper redistribution insulating layer and upper redistribution patterns. The first substrate includes an upper surface, a lower surface, a first cavity extending in a vertical direction, and a second cavity provided apart from the first cavity in a horizontal direction and extending in the vertical direction. The first substrate is on an upper surface of the upper redistribution structure. The first semiconductor chip is accommodated in the first cavity and electrically connected to a subset of the upper redistribution patterns. The second semiconductor chip is accommodated in the second cavity and electrically connected to a subset of the upper redistribution patterns. The bridge chip is below the upper redistribution structure. The first insulating layer surrounds the bridge chip.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHAJdvX1dPb3cwl1DvEPUghwdPZ2dHdVcPRzUcAu4-voF-rm6BwSGuTp567g6xri4e_Cw8CalphTnMoLpbkZlN1cQ5w9dFML8uNTiwsSk1PzUkviQ4ONDIxMjI0MzQ0MHA2NiVMFABq8LMc</recordid><startdate>20240926</startdate><enddate>20240926</enddate><creator>Park, Seokbong</creator><creator>Ko, Taeho</creator><creator>Choi, Daeyeun</creator><creator>Kang, Unbyoung</creator><scope>EVB</scope></search><sort><creationdate>20240926</creationdate><title>SEMICONDUCTOR PACKAGE AND SEMICONDUCTOR PACKAGE MANUFACTURING METHOD</title><author>Park, Seokbong ; Ko, Taeho ; Choi, Daeyeun ; Kang, Unbyoung</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2024321700A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Park, Seokbong</creatorcontrib><creatorcontrib>Ko, Taeho</creatorcontrib><creatorcontrib>Choi, Daeyeun</creatorcontrib><creatorcontrib>Kang, Unbyoung</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Park, Seokbong</au><au>Ko, Taeho</au><au>Choi, Daeyeun</au><au>Kang, Unbyoung</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SEMICONDUCTOR PACKAGE AND SEMICONDUCTOR PACKAGE MANUFACTURING METHOD</title><date>2024-09-26</date><risdate>2024</risdate><abstract>A semiconductor package includes an upper redistribution structure, a first substrate, a first semiconductor chip, a second semiconductor chip, a bridge chip, and a first insulating layer. The upper redistribution structure includes an upper redistribution insulating layer and upper redistribution patterns. The first substrate includes an upper surface, a lower surface, a first cavity extending in a vertical direction, and a second cavity provided apart from the first cavity in a horizontal direction and extending in the vertical direction. The first substrate is on an upper surface of the upper redistribution structure. The first semiconductor chip is accommodated in the first cavity and electrically connected to a subset of the upper redistribution patterns. The second semiconductor chip is accommodated in the second cavity and electrically connected to a subset of the upper redistribution patterns. The bridge chip is below the upper redistribution structure. The first insulating layer surrounds the bridge chip.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2024321700A1 |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
| title | SEMICONDUCTOR PACKAGE AND SEMICONDUCTOR PACKAGE MANUFACTURING METHOD |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-18T22%3A07%3A28IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Park,%20Seokbong&rft.date=2024-09-26&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2024321700A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |