LARGE NUMBER INTEGER ADDITION USING VECTOR ACCUMULATION
A processor includes one or more processor cores configured to perform accumulate top (ACCT) and accumulate bottom (ACCB) instructions. To perform such instructions, at least one processor core of the processor includes an ACCT data path that adds a first portion of a block of data to a first lane o...
Gespeichert in:
| Hauptverfasser: | , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Kayiran, Onur Poremba, Matthew R Eisen, Lee Evan Fleischman, Jay Estlick, Michael Loh, Gabriel H |
| description | A processor includes one or more processor cores configured to perform accumulate top (ACCT) and accumulate bottom (ACCB) instructions. To perform such instructions, at least one processor core of the processor includes an ACCT data path that adds a first portion of a block of data to a first lane of a set of lanes of a top accumulator and adds a carry-out bit to a second lane of the set of lanes of the top accumulator. Further, the at least one processor core includes an ACCB data path that adds a second portion of the block of data to a first lane of a set of lanes of a bottom accumulator and adds a carry-out bit to a second lane of the set of lanes of the bottom accumulator. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2024319964A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2024319964A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2024319964A13</originalsourceid><addsrcrecordid>eNrjZDD3cQxyd1XwC_V1cg1S8PQLcXUH0o4uLp4hnv5-CqHBnn7uCmGuziH-QFFn51DfUB9HkAwPA2taYk5xKi-U5mZQdnMNcfbQTS3Ij08tLkhMTs1LLYkPDTYyMDIxNrS0NDNxNDQmThUA5nopTg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>LARGE NUMBER INTEGER ADDITION USING VECTOR ACCUMULATION</title><source>esp@cenet</source><creator>Kayiran, Onur ; Poremba, Matthew R ; Eisen, Lee Evan ; Fleischman, Jay ; Estlick, Michael ; Loh, Gabriel H</creator><creatorcontrib>Kayiran, Onur ; Poremba, Matthew R ; Eisen, Lee Evan ; Fleischman, Jay ; Estlick, Michael ; Loh, Gabriel H</creatorcontrib><description>A processor includes one or more processor cores configured to perform accumulate top (ACCT) and accumulate bottom (ACCB) instructions. To perform such instructions, at least one processor core of the processor includes an ACCT data path that adds a first portion of a block of data to a first lane of a set of lanes of a top accumulator and adds a carry-out bit to a second lane of the set of lanes of the top accumulator. Further, the at least one processor core includes an ACCB data path that adds a second portion of the block of data to a first lane of a set of lanes of a bottom accumulator and adds a carry-out bit to a second lane of the set of lanes of the bottom accumulator.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240926&DB=EPODOC&CC=US&NR=2024319964A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,777,882,25545,76296</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240926&DB=EPODOC&CC=US&NR=2024319964A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Kayiran, Onur</creatorcontrib><creatorcontrib>Poremba, Matthew R</creatorcontrib><creatorcontrib>Eisen, Lee Evan</creatorcontrib><creatorcontrib>Fleischman, Jay</creatorcontrib><creatorcontrib>Estlick, Michael</creatorcontrib><creatorcontrib>Loh, Gabriel H</creatorcontrib><title>LARGE NUMBER INTEGER ADDITION USING VECTOR ACCUMULATION</title><description>A processor includes one or more processor cores configured to perform accumulate top (ACCT) and accumulate bottom (ACCB) instructions. To perform such instructions, at least one processor core of the processor includes an ACCT data path that adds a first portion of a block of data to a first lane of a set of lanes of a top accumulator and adds a carry-out bit to a second lane of the set of lanes of the top accumulator. Further, the at least one processor core includes an ACCB data path that adds a second portion of the block of data to a first lane of a set of lanes of a bottom accumulator and adds a carry-out bit to a second lane of the set of lanes of the bottom accumulator.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDD3cQxyd1XwC_V1cg1S8PQLcXUH0o4uLp4hnv5-CqHBnn7uCmGuziH-QFFn51DfUB9HkAwPA2taYk5xKi-U5mZQdnMNcfbQTS3Ij08tLkhMTs1LLYkPDTYyMDIxNrS0NDNxNDQmThUA5nopTg</recordid><startdate>20240926</startdate><enddate>20240926</enddate><creator>Kayiran, Onur</creator><creator>Poremba, Matthew R</creator><creator>Eisen, Lee Evan</creator><creator>Fleischman, Jay</creator><creator>Estlick, Michael</creator><creator>Loh, Gabriel H</creator><scope>EVB</scope></search><sort><creationdate>20240926</creationdate><title>LARGE NUMBER INTEGER ADDITION USING VECTOR ACCUMULATION</title><author>Kayiran, Onur ; Poremba, Matthew R ; Eisen, Lee Evan ; Fleischman, Jay ; Estlick, Michael ; Loh, Gabriel H</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2024319964A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>Kayiran, Onur</creatorcontrib><creatorcontrib>Poremba, Matthew R</creatorcontrib><creatorcontrib>Eisen, Lee Evan</creatorcontrib><creatorcontrib>Fleischman, Jay</creatorcontrib><creatorcontrib>Estlick, Michael</creatorcontrib><creatorcontrib>Loh, Gabriel H</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Kayiran, Onur</au><au>Poremba, Matthew R</au><au>Eisen, Lee Evan</au><au>Fleischman, Jay</au><au>Estlick, Michael</au><au>Loh, Gabriel H</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>LARGE NUMBER INTEGER ADDITION USING VECTOR ACCUMULATION</title><date>2024-09-26</date><risdate>2024</risdate><abstract>A processor includes one or more processor cores configured to perform accumulate top (ACCT) and accumulate bottom (ACCB) instructions. To perform such instructions, at least one processor core of the processor includes an ACCT data path that adds a first portion of a block of data to a first lane of a set of lanes of a top accumulator and adds a carry-out bit to a second lane of the set of lanes of the top accumulator. Further, the at least one processor core includes an ACCB data path that adds a second portion of the block of data to a first lane of a set of lanes of a bottom accumulator and adds a carry-out bit to a second lane of the set of lanes of the bottom accumulator.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2024319964A1 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | LARGE NUMBER INTEGER ADDITION USING VECTOR ACCUMULATION |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-19T08%3A20%3A05IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Kayiran,%20Onur&rft.date=2024-09-26&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2024319964A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |