SEMICONDUCTOR CHIP AND COMPONENT

A semiconductor chip with a structured chip back side is specified, the chip back side being configured for electrical and thermal linking of the semiconductor chip, the semiconductor chip having emitter regions configured for producing electromagnetic radiation and the structured chip back side hav...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: SORG, Jörg Erich, KIPPES, Thomas, HEIDEMANN, Matthias, SCHLEGL, Sebastian, HEINEMANN, Erik, SOMERS, André
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator SORG, Jörg Erich
KIPPES, Thomas
HEIDEMANN, Matthias
SCHLEGL, Sebastian
HEINEMANN, Erik
SOMERS, André
description A semiconductor chip with a structured chip back side is specified, the chip back side being configured for electrical and thermal linking of the semiconductor chip, the semiconductor chip having emitter regions configured for producing electromagnetic radiation and the structured chip back side having connection pads configured for electrical linking of the emitter regions. The connection pads are p-contacts or n-contacts, with, in a plan view, all connection pads (which are configured either as p-contacts or as n-contacts overlapping with at least two of the emitter regions in each case and each of these connection pads being configured for electrical linking of only one of the emitter regions. Moreover, a component is specified, in particular comprising at least one such semiconductor chip.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2024275127A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2024275127A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2024275127A13</originalsourceid><addsrcrecordid>eNrjZFAIdvX1dPb3cwl1DvEPUnD28AxQcPRzUXD29w3w93P1C-FhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGRiZG5qaGRuaOhsbEqQIAhCIi5A</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SEMICONDUCTOR CHIP AND COMPONENT</title><source>esp@cenet</source><creator>SORG, Jörg Erich ; KIPPES, Thomas ; HEIDEMANN, Matthias ; SCHLEGL, Sebastian ; HEINEMANN, Erik ; SOMERS, André</creator><creatorcontrib>SORG, Jörg Erich ; KIPPES, Thomas ; HEIDEMANN, Matthias ; SCHLEGL, Sebastian ; HEINEMANN, Erik ; SOMERS, André</creatorcontrib><description>A semiconductor chip with a structured chip back side is specified, the chip back side being configured for electrical and thermal linking of the semiconductor chip, the semiconductor chip having emitter regions configured for producing electromagnetic radiation and the structured chip back side having connection pads configured for electrical linking of the emitter regions. The connection pads are p-contacts or n-contacts, with, in a plan view, all connection pads (which are configured either as p-contacts or as n-contacts overlapping with at least two of the emitter regions in each case and each of these connection pads being configured for electrical linking of only one of the emitter regions. Moreover, a component is specified, in particular comprising at least one such semiconductor chip.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; DEVICES USING STIMULATED EMISSION ; ELECTRICITY</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240815&amp;DB=EPODOC&amp;CC=US&amp;NR=2024275127A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240815&amp;DB=EPODOC&amp;CC=US&amp;NR=2024275127A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SORG, Jörg Erich</creatorcontrib><creatorcontrib>KIPPES, Thomas</creatorcontrib><creatorcontrib>HEIDEMANN, Matthias</creatorcontrib><creatorcontrib>SCHLEGL, Sebastian</creatorcontrib><creatorcontrib>HEINEMANN, Erik</creatorcontrib><creatorcontrib>SOMERS, André</creatorcontrib><title>SEMICONDUCTOR CHIP AND COMPONENT</title><description>A semiconductor chip with a structured chip back side is specified, the chip back side being configured for electrical and thermal linking of the semiconductor chip, the semiconductor chip having emitter regions configured for producing electromagnetic radiation and the structured chip back side having connection pads configured for electrical linking of the emitter regions. The connection pads are p-contacts or n-contacts, with, in a plan view, all connection pads (which are configured either as p-contacts or as n-contacts overlapping with at least two of the emitter regions in each case and each of these connection pads being configured for electrical linking of only one of the emitter regions. Moreover, a component is specified, in particular comprising at least one such semiconductor chip.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>DEVICES USING STIMULATED EMISSION</subject><subject>ELECTRICITY</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFAIdvX1dPb3cwl1DvEPUnD28AxQcPRzUXD29w3w93P1C-FhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGRiZG5qaGRuaOhsbEqQIAhCIi5A</recordid><startdate>20240815</startdate><enddate>20240815</enddate><creator>SORG, Jörg Erich</creator><creator>KIPPES, Thomas</creator><creator>HEIDEMANN, Matthias</creator><creator>SCHLEGL, Sebastian</creator><creator>HEINEMANN, Erik</creator><creator>SOMERS, André</creator><scope>EVB</scope></search><sort><creationdate>20240815</creationdate><title>SEMICONDUCTOR CHIP AND COMPONENT</title><author>SORG, Jörg Erich ; KIPPES, Thomas ; HEIDEMANN, Matthias ; SCHLEGL, Sebastian ; HEINEMANN, Erik ; SOMERS, André</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2024275127A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>DEVICES USING STIMULATED EMISSION</topic><topic>ELECTRICITY</topic><toplevel>online_resources</toplevel><creatorcontrib>SORG, Jörg Erich</creatorcontrib><creatorcontrib>KIPPES, Thomas</creatorcontrib><creatorcontrib>HEIDEMANN, Matthias</creatorcontrib><creatorcontrib>SCHLEGL, Sebastian</creatorcontrib><creatorcontrib>HEINEMANN, Erik</creatorcontrib><creatorcontrib>SOMERS, André</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SORG, Jörg Erich</au><au>KIPPES, Thomas</au><au>HEIDEMANN, Matthias</au><au>SCHLEGL, Sebastian</au><au>HEINEMANN, Erik</au><au>SOMERS, André</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SEMICONDUCTOR CHIP AND COMPONENT</title><date>2024-08-15</date><risdate>2024</risdate><abstract>A semiconductor chip with a structured chip back side is specified, the chip back side being configured for electrical and thermal linking of the semiconductor chip, the semiconductor chip having emitter regions configured for producing electromagnetic radiation and the structured chip back side having connection pads configured for electrical linking of the emitter regions. The connection pads are p-contacts or n-contacts, with, in a plan view, all connection pads (which are configured either as p-contacts or as n-contacts overlapping with at least two of the emitter regions in each case and each of these connection pads being configured for electrical linking of only one of the emitter regions. Moreover, a component is specified, in particular comprising at least one such semiconductor chip.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2024275127A1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
DEVICES USING STIMULATED EMISSION
ELECTRICITY
title SEMICONDUCTOR CHIP AND COMPONENT
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-30T06%3A45%3A07IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SORG,%20J%C3%B6rg%20Erich&rft.date=2024-08-15&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2024275127A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true