SYSTEM AND METHOD OF NOISE SCALING OF ANALOG TO DIGITAL CONVERSION SAMPLES BASED ON SUBSEQUENT FILTER COEFFICIENTS
A system and method of analog to digital conversion including an adjustable ADC, FIR filter circuitry, and a noise setting controller. The ADC samples an analog input signal to provide digital samples at a sample rate that is Y times an output rate of output digital values. The FIR filter circuitry...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Olieman, Erik Litjes, Alphons van Veldhoven, Robert |
| description | A system and method of analog to digital conversion including an adjustable ADC, FIR filter circuitry, and a noise setting controller. The ADC samples an analog input signal to provide digital samples at a sample rate that is Y times an output rate of output digital values. The FIR filter circuitry includes Y taps with Y corresponding coefficients and is configured to filter the digital samples from the ADC and to provide filtered digital samples at the sample rate. decimation circuitry may be included to decimate the filtered digital samples by Y to provide the output digital values. The noise setting controller provides an adjustment value to the ADC to adjust noise contribution of the digital samples provided by the ADC based on corresponding coefficients of the FIR filter circuitry. The ADC is adjusted to reduce noise contribution of digital samples that correspond with higher FIR filter coefficients. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2024267056A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2024267056A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2024267056A13</originalsourceid><addsrcrecordid>eNqNy0EKwjAQheFuXIh6hwHXQq1a19N0UgfSRDup4KoUiSvRYr0_RvAArh58_G-avOQinmpAW0JN_uBKcBqsYyEQhYZt9QW0aFwF3kHJFXs0oJw9UyPsLAjWR0MCBQrFe4S2EDq1ZD1oNp6aWJPWrDiSzJPJrb-PYfHbWbLU5NVhFYZnF8ahv4ZHeHetZGm2zfJ9ustxvfmv-gD9Rjkk</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SYSTEM AND METHOD OF NOISE SCALING OF ANALOG TO DIGITAL CONVERSION SAMPLES BASED ON SUBSEQUENT FILTER COEFFICIENTS</title><source>esp@cenet</source><creator>Olieman, Erik ; Litjes, Alphons ; van Veldhoven, Robert</creator><creatorcontrib>Olieman, Erik ; Litjes, Alphons ; van Veldhoven, Robert</creatorcontrib><description>A system and method of analog to digital conversion including an adjustable ADC, FIR filter circuitry, and a noise setting controller. The ADC samples an analog input signal to provide digital samples at a sample rate that is Y times an output rate of output digital values. The FIR filter circuitry includes Y taps with Y corresponding coefficients and is configured to filter the digital samples from the ADC and to provide filtered digital samples at the sample rate. decimation circuitry may be included to decimate the filtered digital samples by Y to provide the output digital values. The noise setting controller provides an adjustment value to the ADC to adjust noise contribution of the digital samples provided by the ADC based on corresponding coefficients of the FIR filter circuitry. The ADC is adjusted to reduce noise contribution of digital samples that correspond with higher FIR filter coefficients.</description><language>eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; CODE CONVERSION IN GENERAL ; CODING ; DECODING ; ELECTRICITY</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240808&DB=EPODOC&CC=US&NR=2024267056A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,309,781,886,25566,76549</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240808&DB=EPODOC&CC=US&NR=2024267056A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Olieman, Erik</creatorcontrib><creatorcontrib>Litjes, Alphons</creatorcontrib><creatorcontrib>van Veldhoven, Robert</creatorcontrib><title>SYSTEM AND METHOD OF NOISE SCALING OF ANALOG TO DIGITAL CONVERSION SAMPLES BASED ON SUBSEQUENT FILTER COEFFICIENTS</title><description>A system and method of analog to digital conversion including an adjustable ADC, FIR filter circuitry, and a noise setting controller. The ADC samples an analog input signal to provide digital samples at a sample rate that is Y times an output rate of output digital values. The FIR filter circuitry includes Y taps with Y corresponding coefficients and is configured to filter the digital samples from the ADC and to provide filtered digital samples at the sample rate. decimation circuitry may be included to decimate the filtered digital samples by Y to provide the output digital values. The noise setting controller provides an adjustment value to the ADC to adjust noise contribution of the digital samples provided by the ADC based on corresponding coefficients of the FIR filter circuitry. The ADC is adjusted to reduce noise contribution of digital samples that correspond with higher FIR filter coefficients.</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>CODE CONVERSION IN GENERAL</subject><subject>CODING</subject><subject>DECODING</subject><subject>ELECTRICITY</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNy0EKwjAQheFuXIh6hwHXQq1a19N0UgfSRDup4KoUiSvRYr0_RvAArh58_G-avOQinmpAW0JN_uBKcBqsYyEQhYZt9QW0aFwF3kHJFXs0oJw9UyPsLAjWR0MCBQrFe4S2EDq1ZD1oNp6aWJPWrDiSzJPJrb-PYfHbWbLU5NVhFYZnF8ahv4ZHeHetZGm2zfJ9ustxvfmv-gD9Rjkk</recordid><startdate>20240808</startdate><enddate>20240808</enddate><creator>Olieman, Erik</creator><creator>Litjes, Alphons</creator><creator>van Veldhoven, Robert</creator><scope>EVB</scope></search><sort><creationdate>20240808</creationdate><title>SYSTEM AND METHOD OF NOISE SCALING OF ANALOG TO DIGITAL CONVERSION SAMPLES BASED ON SUBSEQUENT FILTER COEFFICIENTS</title><author>Olieman, Erik ; Litjes, Alphons ; van Veldhoven, Robert</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2024267056A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>CODE CONVERSION IN GENERAL</topic><topic>CODING</topic><topic>DECODING</topic><topic>ELECTRICITY</topic><toplevel>online_resources</toplevel><creatorcontrib>Olieman, Erik</creatorcontrib><creatorcontrib>Litjes, Alphons</creatorcontrib><creatorcontrib>van Veldhoven, Robert</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Olieman, Erik</au><au>Litjes, Alphons</au><au>van Veldhoven, Robert</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SYSTEM AND METHOD OF NOISE SCALING OF ANALOG TO DIGITAL CONVERSION SAMPLES BASED ON SUBSEQUENT FILTER COEFFICIENTS</title><date>2024-08-08</date><risdate>2024</risdate><abstract>A system and method of analog to digital conversion including an adjustable ADC, FIR filter circuitry, and a noise setting controller. The ADC samples an analog input signal to provide digital samples at a sample rate that is Y times an output rate of output digital values. The FIR filter circuitry includes Y taps with Y corresponding coefficients and is configured to filter the digital samples from the ADC and to provide filtered digital samples at the sample rate. decimation circuitry may be included to decimate the filtered digital samples by Y to provide the output digital values. The noise setting controller provides an adjustment value to the ADC to adjust noise contribution of the digital samples provided by the ADC based on corresponding coefficients of the FIR filter circuitry. The ADC is adjusted to reduce noise contribution of digital samples that correspond with higher FIR filter coefficients.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2024267056A1 |
| source | esp@cenet |
| subjects | BASIC ELECTRONIC CIRCUITRY CODE CONVERSION IN GENERAL CODING DECODING ELECTRICITY |
| title | SYSTEM AND METHOD OF NOISE SCALING OF ANALOG TO DIGITAL CONVERSION SAMPLES BASED ON SUBSEQUENT FILTER COEFFICIENTS |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-17T17%3A13%3A31IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Olieman,%20Erik&rft.date=2024-08-08&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2024267056A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |