SEMICONDUCTOR DEVICES

A semiconductor device includes a lower structure; a barrier layer on the lower structure; and an upper structure on the barrier layer, wherein the lower structure includes lower source/drain regions; lower active layers spaced apart from each other, between the lower source/drain regions; and a low...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: KIM, Jinbum
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator KIM, Jinbum
description A semiconductor device includes a lower structure; a barrier layer on the lower structure; and an upper structure on the barrier layer, wherein the lower structure includes lower source/drain regions; lower active layers spaced apart from each other, between the lower source/drain regions; and a lower gate structure and including portions below each of the lower active layers, wherein the upper structure includes upper source/drain regions and vertically overlapping the lower source/drain regions; upper active layers spaced apart from each other, between the upper source/drain regions, and vertically overlapping the lower active layers; and an upper gate structure, including portions on each of the upper active layers, and vertically overlapping the lower gate structure, and wherein the uppermost lower active layer of the lower active layers and the lowermost upper active layer of the upper active layers are in contact with the barrier layer.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2024266350A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2024266350A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2024266350A13</originalsourceid><addsrcrecordid>eNrjZBANdvX1dPb3cwl1DvEPUnBxDfN0dg3mYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBkYmRmZmxqYGjobGxKkCACEZH-4</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SEMICONDUCTOR DEVICES</title><source>esp@cenet</source><creator>KIM, Jinbum</creator><creatorcontrib>KIM, Jinbum</creatorcontrib><description>A semiconductor device includes a lower structure; a barrier layer on the lower structure; and an upper structure on the barrier layer, wherein the lower structure includes lower source/drain regions; lower active layers spaced apart from each other, between the lower source/drain regions; and a lower gate structure and including portions below each of the lower active layers, wherein the upper structure includes upper source/drain regions and vertically overlapping the lower source/drain regions; upper active layers spaced apart from each other, between the upper source/drain regions, and vertically overlapping the lower active layers; and an upper gate structure, including portions on each of the upper active layers, and vertically overlapping the lower gate structure, and wherein the uppermost lower active layer of the lower active layers and the lowermost upper active layer of the upper active layers are in contact with the barrier layer.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240808&amp;DB=EPODOC&amp;CC=US&amp;NR=2024266350A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76318</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240808&amp;DB=EPODOC&amp;CC=US&amp;NR=2024266350A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KIM, Jinbum</creatorcontrib><title>SEMICONDUCTOR DEVICES</title><description>A semiconductor device includes a lower structure; a barrier layer on the lower structure; and an upper structure on the barrier layer, wherein the lower structure includes lower source/drain regions; lower active layers spaced apart from each other, between the lower source/drain regions; and a lower gate structure and including portions below each of the lower active layers, wherein the upper structure includes upper source/drain regions and vertically overlapping the lower source/drain regions; upper active layers spaced apart from each other, between the upper source/drain regions, and vertically overlapping the lower active layers; and an upper gate structure, including portions on each of the upper active layers, and vertically overlapping the lower gate structure, and wherein the uppermost lower active layer of the lower active layers and the lowermost upper active layer of the upper active layers are in contact with the barrier layer.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZBANdvX1dPb3cwl1DvEPUnBxDfN0dg3mYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBkYmRmZmxqYGjobGxKkCACEZH-4</recordid><startdate>20240808</startdate><enddate>20240808</enddate><creator>KIM, Jinbum</creator><scope>EVB</scope></search><sort><creationdate>20240808</creationdate><title>SEMICONDUCTOR DEVICES</title><author>KIM, Jinbum</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2024266350A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>KIM, Jinbum</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KIM, Jinbum</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SEMICONDUCTOR DEVICES</title><date>2024-08-08</date><risdate>2024</risdate><abstract>A semiconductor device includes a lower structure; a barrier layer on the lower structure; and an upper structure on the barrier layer, wherein the lower structure includes lower source/drain regions; lower active layers spaced apart from each other, between the lower source/drain regions; and a lower gate structure and including portions below each of the lower active layers, wherein the upper structure includes upper source/drain regions and vertically overlapping the lower source/drain regions; upper active layers spaced apart from each other, between the upper source/drain regions, and vertically overlapping the lower active layers; and an upper gate structure, including portions on each of the upper active layers, and vertically overlapping the lower gate structure, and wherein the uppermost lower active layer of the lower active layers and the lowermost upper active layer of the upper active layers are in contact with the barrier layer.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2024266350A1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title SEMICONDUCTOR DEVICES
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-13T07%3A41%3A35IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KIM,%20Jinbum&rft.date=2024-08-08&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2024266350A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true