ARRAY SUBSTRATE, MANUFACTURING METHOD THEREOF, AND DISPLAY DEVICE

ARRAY SUBSTRATE, MANUFACTURING METHOD THEREOF, AND DISPLAY DEVICE

Embodiments of the present application provide an array substrate, a manufacturing method thereof, and a display device. The array substrate includes a substrate and a Demux circuit disposed on the substrate, wherein the Demux circuit includes a first gate, a second gate, a first active layer, a sec...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: LAI, Kuhuang, WANG, Huaipei
Format: Patent
Sprache:eng
Schlagworte:
BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator LAI, Kuhuang
WANG, Huaipei
description Embodiments of the present application provide an array substrate, a manufacturing method thereof, and a display device. The array substrate includes a substrate and a Demux circuit disposed on the substrate, wherein the Demux circuit includes a first gate, a second gate, a first active layer, a second active layer, a first source, a second source, the first drain, and the second drain. The embodiments of the present application set the first gate and the second gate to be stacked in a direction perpendicular to the substrate, and the first active layer and the second active layer are set to be stacked in the direction perpendicular to the substrate, which can significantly reduce the occupied area of the Demux circuit in the horizontal direction.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2024258342A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2024258342A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2024258342A13</originalsourceid><addsrcrecordid>eNrjZHB0DApyjFQIDnUKDglyDHHVUfB19At1c3QOCQ3y9HNX8HUN8fB3UQjxcA1y9XfTUXD0c1Fw8QwO8AFqcnEN83R25WFgTUvMKU7lhdLcDMpuriHOHrqpBfnxqcUFicmpeakl8aHBRgZGJkamFsYmRo6GxsSpAgCBWSvL</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>ARRAY SUBSTRATE, MANUFACTURING METHOD THEREOF, AND DISPLAY DEVICE</title><source>esp@cenet</source><creator>LAI, Kuhuang ; WANG, Huaipei</creator><creatorcontrib>LAI, Kuhuang ; WANG, Huaipei</creatorcontrib><description>Embodiments of the present application provide an array substrate, a manufacturing method thereof, and a display device. The array substrate includes a substrate and a Demux circuit disposed on the substrate, wherein the Demux circuit includes a first gate, a second gate, a first active layer, a second active layer, a first source, a second source, the first drain, and the second drain. The embodiments of the present application set the first gate and the second gate to be stacked in a direction perpendicular to the substrate, and the first active layer and the second active layer are set to be stacked in the direction perpendicular to the substrate, which can significantly reduce the occupied area of the Demux circuit in the horizontal direction.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240801&amp;DB=EPODOC&amp;CC=US&amp;NR=2024258342A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240801&amp;DB=EPODOC&amp;CC=US&amp;NR=2024258342A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>LAI, Kuhuang</creatorcontrib><creatorcontrib>WANG, Huaipei</creatorcontrib><title>ARRAY SUBSTRATE, MANUFACTURING METHOD THEREOF, AND DISPLAY DEVICE</title><description>Embodiments of the present application provide an array substrate, a manufacturing method thereof, and a display device. The array substrate includes a substrate and a Demux circuit disposed on the substrate, wherein the Demux circuit includes a first gate, a second gate, a first active layer, a second active layer, a first source, a second source, the first drain, and the second drain. The embodiments of the present application set the first gate and the second gate to be stacked in a direction perpendicular to the substrate, and the first active layer and the second active layer are set to be stacked in the direction perpendicular to the substrate, which can significantly reduce the occupied area of the Demux circuit in the horizontal direction.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHB0DApyjFQIDnUKDglyDHHVUfB19At1c3QOCQ3y9HNX8HUN8fB3UQjxcA1y9XfTUXD0c1Fw8QwO8AFqcnEN83R25WFgTUvMKU7lhdLcDMpuriHOHrqpBfnxqcUFicmpeakl8aHBRgZGJkamFsYmRo6GxsSpAgCBWSvL</recordid><startdate>20240801</startdate><enddate>20240801</enddate><creator>LAI, Kuhuang</creator><creator>WANG, Huaipei</creator><scope>EVB</scope></search><sort><creationdate>20240801</creationdate><title>ARRAY SUBSTRATE, MANUFACTURING METHOD THEREOF, AND DISPLAY DEVICE</title><author>LAI, Kuhuang ; WANG, Huaipei</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2024258342A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>LAI, Kuhuang</creatorcontrib><creatorcontrib>WANG, Huaipei</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>LAI, Kuhuang</au><au>WANG, Huaipei</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>ARRAY SUBSTRATE, MANUFACTURING METHOD THEREOF, AND DISPLAY DEVICE</title><date>2024-08-01</date><risdate>2024</risdate><abstract>Embodiments of the present application provide an array substrate, a manufacturing method thereof, and a display device. The array substrate includes a substrate and a Demux circuit disposed on the substrate, wherein the Demux circuit includes a first gate, a second gate, a first active layer, a second active layer, a first source, a second source, the first drain, and the second drain. The embodiments of the present application set the first gate and the second gate to be stacked in a direction perpendicular to the substrate, and the first active layer and the second active layer are set to be stacked in the direction perpendicular to the substrate, which can significantly reduce the occupied area of the Demux circuit in the horizontal direction.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2024258342A1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title ARRAY SUBSTRATE, MANUFACTURING METHOD THEREOF, AND DISPLAY DEVICE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-08T09%3A52%3A14IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=LAI,%20Kuhuang&rft.date=2024-08-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2024258342A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true