SEMICONDUCTOR ARRANGEMENT WITH GUARD STRUCTURE

SEMICONDUCTOR ARRANGEMENT WITH GUARD STRUCTURE

A semiconductor arrangement and an electronic circuit with a semiconductor arrangement are disclosed. The semiconductor arrangement includes: a semiconductor body having a first region of a first doping type, a second region of the first doping type, and a third region of a second doping type comple...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Hirler, Franz, Weis, Rolf
Format: Patent
Sprache:eng
Schlagworte:
BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Hirler, Franz
Weis, Rolf
description A semiconductor arrangement and an electronic circuit with a semiconductor arrangement are disclosed. The semiconductor arrangement includes: a semiconductor body having a first region of a first doping type, a second region of the first doping type, and a third region of a second doping type complementary to the first doping type; and a guard structure arranged in the third region between the first and second regions. The first and second regions are spaced apart from each other in a lateral direction of the semiconductor body, and the third region is arranged between the first and second regions. The guard structure includes a first guard region and a second guard region arranged next to each other in the first lateral direction. The first guard region includes a doped region of the second doping type. The second guard region includes a doped region of the first doping type.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2024258303A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2024258303A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2024258303A13</originalsourceid><addsrcrecordid>eNrjZNALdvX1dPb3cwl1DvEPUnAMCnL0c3f1dfULUQj3DPFQcA91DHJRCA4JAsqHBrnyMLCmJeYUp_JCaW4GZTfXEGcP3dSC_PjU4oLE5NS81JL40GAjAyMTI1MLYwNjR0Nj4lQBAKv3JxY</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SEMICONDUCTOR ARRANGEMENT WITH GUARD STRUCTURE</title><source>esp@cenet</source><creator>Hirler, Franz ; Weis, Rolf</creator><creatorcontrib>Hirler, Franz ; Weis, Rolf</creatorcontrib><description>A semiconductor arrangement and an electronic circuit with a semiconductor arrangement are disclosed. The semiconductor arrangement includes: a semiconductor body having a first region of a first doping type, a second region of the first doping type, and a third region of a second doping type complementary to the first doping type; and a guard structure arranged in the third region between the first and second regions. The first and second regions are spaced apart from each other in a lateral direction of the semiconductor body, and the third region is arranged between the first and second regions. The guard structure includes a first guard region and a second guard region arranged next to each other in the first lateral direction. The first guard region includes a doped region of the second doping type. The second guard region includes a doped region of the first doping type.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240801&amp;DB=EPODOC&amp;CC=US&amp;NR=2024258303A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,309,781,886,25566,76549</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240801&amp;DB=EPODOC&amp;CC=US&amp;NR=2024258303A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Hirler, Franz</creatorcontrib><creatorcontrib>Weis, Rolf</creatorcontrib><title>SEMICONDUCTOR ARRANGEMENT WITH GUARD STRUCTURE</title><description>A semiconductor arrangement and an electronic circuit with a semiconductor arrangement are disclosed. The semiconductor arrangement includes: a semiconductor body having a first region of a first doping type, a second region of the first doping type, and a third region of a second doping type complementary to the first doping type; and a guard structure arranged in the third region between the first and second regions. The first and second regions are spaced apart from each other in a lateral direction of the semiconductor body, and the third region is arranged between the first and second regions. The guard structure includes a first guard region and a second guard region arranged next to each other in the first lateral direction. The first guard region includes a doped region of the second doping type. The second guard region includes a doped region of the first doping type.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNALdvX1dPb3cwl1DvEPUnAMCnL0c3f1dfULUQj3DPFQcA91DHJRCA4JAsqHBrnyMLCmJeYUp_JCaW4GZTfXEGcP3dSC_PjU4oLE5NS81JL40GAjAyMTI1MLYwNjR0Nj4lQBAKv3JxY</recordid><startdate>20240801</startdate><enddate>20240801</enddate><creator>Hirler, Franz</creator><creator>Weis, Rolf</creator><scope>EVB</scope></search><sort><creationdate>20240801</creationdate><title>SEMICONDUCTOR ARRANGEMENT WITH GUARD STRUCTURE</title><author>Hirler, Franz ; Weis, Rolf</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2024258303A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Hirler, Franz</creatorcontrib><creatorcontrib>Weis, Rolf</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Hirler, Franz</au><au>Weis, Rolf</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SEMICONDUCTOR ARRANGEMENT WITH GUARD STRUCTURE</title><date>2024-08-01</date><risdate>2024</risdate><abstract>A semiconductor arrangement and an electronic circuit with a semiconductor arrangement are disclosed. The semiconductor arrangement includes: a semiconductor body having a first region of a first doping type, a second region of the first doping type, and a third region of a second doping type complementary to the first doping type; and a guard structure arranged in the third region between the first and second regions. The first and second regions are spaced apart from each other in a lateral direction of the semiconductor body, and the third region is arranged between the first and second regions. The guard structure includes a first guard region and a second guard region arranged next to each other in the first lateral direction. The first guard region includes a doped region of the second doping type. The second guard region includes a doped region of the first doping type.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2024258303A1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title SEMICONDUCTOR ARRANGEMENT WITH GUARD STRUCTURE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-18T03%3A54%3A50IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Hirler,%20Franz&rft.date=2024-08-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2024258303A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true