METHOD OF FORMING A MOLDED SUBSTRATE ELECTRONIC PACKAGE AND STRUCTURE
An electronic package includes a substrate having a plurality of lands embedded within an insulating layer. Conductive patterns are disposed on at least a portion of a respective land top surface. An electronic device is electrically connected to the conductive patterns, wherein the land bottom surf...
Gespeichert in:
Hauptverfasser: | , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | BANG, Won Bae CHUNG, Ji Young KIM, Byong Jin KIM, Gi Jeong |
description | An electronic package includes a substrate having a plurality of lands embedded within an insulating layer. Conductive patterns are disposed on at least a portion of a respective land top surface. An electronic device is electrically connected to the conductive patterns, wherein the land bottom surfaces are exposed to the outside. In another embodiment, the top land surfaces and the top surface of the insulating layer are substantially co-planar and the conductive patterns further overlap portions of the top surface of the insulating layer. In one embodiment, a package body encapsulates the top surface of the insulating material and the electronic device, wherein the land bottom surfaces are exposed to the outside of the package body. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2024258225A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2024258225A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2024258225A13</originalsourceid><addsrcrecordid>eNqNyrEKwjAQANAsDqL-w4GzoNFC1zO5tMUmkeQylyLnJFqo_48OfoDTW95SkSduo4XowMXku9AAgo-9JQu5nDMnZALqyXCKoTNwRXPBhgDDN3AqhkuitVrcx8csm58rtXXEpt3J9BpknsabPOU9lKz3-qSrWusKD8f_1gcaRyzT</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>METHOD OF FORMING A MOLDED SUBSTRATE ELECTRONIC PACKAGE AND STRUCTURE</title><source>esp@cenet</source><creator>BANG, Won Bae ; CHUNG, Ji Young ; KIM, Byong Jin ; KIM, Gi Jeong</creator><creatorcontrib>BANG, Won Bae ; CHUNG, Ji Young ; KIM, Byong Jin ; KIM, Gi Jeong</creatorcontrib><description>An electronic package includes a substrate having a plurality of lands embedded within an insulating layer. Conductive patterns are disposed on at least a portion of a respective land top surface. An electronic device is electrically connected to the conductive patterns, wherein the land bottom surfaces are exposed to the outside. In another embodiment, the top land surfaces and the top surface of the insulating layer are substantially co-planar and the conductive patterns further overlap portions of the top surface of the insulating layer. In one embodiment, a package body encapsulates the top surface of the insulating material and the electronic device, wherein the land bottom surfaces are exposed to the outside of the package body.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; COFFEE MILLS ; DOMESTIC ARTICLES OR APPLIANCES ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; FURNITURE ; HOUSEHOLD OR TABLE EQUIPMENT ; HUMAN NECESSITIES ; SEMICONDUCTOR DEVICES ; SPICE MILLS ; SUCTION CLEANERS IN GENERAL</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240801&DB=EPODOC&CC=US&NR=2024258225A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240801&DB=EPODOC&CC=US&NR=2024258225A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>BANG, Won Bae</creatorcontrib><creatorcontrib>CHUNG, Ji Young</creatorcontrib><creatorcontrib>KIM, Byong Jin</creatorcontrib><creatorcontrib>KIM, Gi Jeong</creatorcontrib><title>METHOD OF FORMING A MOLDED SUBSTRATE ELECTRONIC PACKAGE AND STRUCTURE</title><description>An electronic package includes a substrate having a plurality of lands embedded within an insulating layer. Conductive patterns are disposed on at least a portion of a respective land top surface. An electronic device is electrically connected to the conductive patterns, wherein the land bottom surfaces are exposed to the outside. In another embodiment, the top land surfaces and the top surface of the insulating layer are substantially co-planar and the conductive patterns further overlap portions of the top surface of the insulating layer. In one embodiment, a package body encapsulates the top surface of the insulating material and the electronic device, wherein the land bottom surfaces are exposed to the outside of the package body.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>COFFEE MILLS</subject><subject>DOMESTIC ARTICLES OR APPLIANCES</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>FURNITURE</subject><subject>HOUSEHOLD OR TABLE EQUIPMENT</subject><subject>HUMAN NECESSITIES</subject><subject>SEMICONDUCTOR DEVICES</subject><subject>SPICE MILLS</subject><subject>SUCTION CLEANERS IN GENERAL</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyrEKwjAQANAsDqL-w4GzoNFC1zO5tMUmkeQylyLnJFqo_48OfoDTW95SkSduo4XowMXku9AAgo-9JQu5nDMnZALqyXCKoTNwRXPBhgDDN3AqhkuitVrcx8csm58rtXXEpt3J9BpknsabPOU9lKz3-qSrWusKD8f_1gcaRyzT</recordid><startdate>20240801</startdate><enddate>20240801</enddate><creator>BANG, Won Bae</creator><creator>CHUNG, Ji Young</creator><creator>KIM, Byong Jin</creator><creator>KIM, Gi Jeong</creator><scope>EVB</scope></search><sort><creationdate>20240801</creationdate><title>METHOD OF FORMING A MOLDED SUBSTRATE ELECTRONIC PACKAGE AND STRUCTURE</title><author>BANG, Won Bae ; CHUNG, Ji Young ; KIM, Byong Jin ; KIM, Gi Jeong</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2024258225A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>COFFEE MILLS</topic><topic>DOMESTIC ARTICLES OR APPLIANCES</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>FURNITURE</topic><topic>HOUSEHOLD OR TABLE EQUIPMENT</topic><topic>HUMAN NECESSITIES</topic><topic>SEMICONDUCTOR DEVICES</topic><topic>SPICE MILLS</topic><topic>SUCTION CLEANERS IN GENERAL</topic><toplevel>online_resources</toplevel><creatorcontrib>BANG, Won Bae</creatorcontrib><creatorcontrib>CHUNG, Ji Young</creatorcontrib><creatorcontrib>KIM, Byong Jin</creatorcontrib><creatorcontrib>KIM, Gi Jeong</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>BANG, Won Bae</au><au>CHUNG, Ji Young</au><au>KIM, Byong Jin</au><au>KIM, Gi Jeong</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>METHOD OF FORMING A MOLDED SUBSTRATE ELECTRONIC PACKAGE AND STRUCTURE</title><date>2024-08-01</date><risdate>2024</risdate><abstract>An electronic package includes a substrate having a plurality of lands embedded within an insulating layer. Conductive patterns are disposed on at least a portion of a respective land top surface. An electronic device is electrically connected to the conductive patterns, wherein the land bottom surfaces are exposed to the outside. In another embodiment, the top land surfaces and the top surface of the insulating layer are substantially co-planar and the conductive patterns further overlap portions of the top surface of the insulating layer. In one embodiment, a package body encapsulates the top surface of the insulating material and the electronic device, wherein the land bottom surfaces are exposed to the outside of the package body.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US2024258225A1 |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS COFFEE MILLS DOMESTIC ARTICLES OR APPLIANCES ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY FURNITURE HOUSEHOLD OR TABLE EQUIPMENT HUMAN NECESSITIES SEMICONDUCTOR DEVICES SPICE MILLS SUCTION CLEANERS IN GENERAL |
title | METHOD OF FORMING A MOLDED SUBSTRATE ELECTRONIC PACKAGE AND STRUCTURE |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-03T11%3A55%3A56IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=BANG,%20Won%20Bae&rft.date=2024-08-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2024258225A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |