ELECTRONIC DEVICES AND METHODS OF MANUFACTURING ELECTRONIC DEVICES
In one example, an electronic device includes a substrate including a substrate upper side and a conductive structure comprising substrate upper terminals adjacent to the substrate upper side. Vertical interconnects are coupled to the substrate upper terminals. An encapsulant covers portions of the...
Gespeichert in:
Hauptverfasser: | , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | BARK, Jong Min LIM, Hun Jung MOON, Hyun Il LEE, Sang Hyoun |
description | In one example, an electronic device includes a substrate including a substrate upper side and a conductive structure comprising substrate upper terminals adjacent to the substrate upper side. Vertical interconnects are coupled to the substrate upper terminals. An encapsulant covers portions of the substrate and the vertical interconnects. The vertical interconnects are exposed from an upper side of the encapsulant. A redistribution structure is over the encapsulant and includes a redistribution structure upper side, a redistribution structure lower side, a redistribution dielectric structure, and a redistribution conductive structure. The redistribution structure includes redistribution upper terminals adjacent to the redistribution structure upper side and redistribution bottom terminals adjacent to the redistribution lower side. The redistribution bottom terminals are coupled to the vertical interconnects and the redistribution upper terminals. An electronic component is coupled to the redistribution upper terminals. Other examples and related methods are also disclosed herein. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2024249986A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2024249986A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2024249986A13</originalsourceid><addsrcrecordid>eNrjZHBy9XF1Dgny9_N0VnBxDfN0dg1WcPRzUfB1DfHwdwlW8HdT8HX0C3VzdA4JDfL0c1fAVM_DwJqWmFOcyguluRmU3VxDnD10Uwvy41OLCxKTU_NSS-JDg40MjEyMTCwtLcwcDY2JUwUArcUsPw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>ELECTRONIC DEVICES AND METHODS OF MANUFACTURING ELECTRONIC DEVICES</title><source>esp@cenet</source><creator>BARK, Jong Min ; LIM, Hun Jung ; MOON, Hyun Il ; LEE, Sang Hyoun</creator><creatorcontrib>BARK, Jong Min ; LIM, Hun Jung ; MOON, Hyun Il ; LEE, Sang Hyoun</creatorcontrib><description>In one example, an electronic device includes a substrate including a substrate upper side and a conductive structure comprising substrate upper terminals adjacent to the substrate upper side. Vertical interconnects are coupled to the substrate upper terminals. An encapsulant covers portions of the substrate and the vertical interconnects. The vertical interconnects are exposed from an upper side of the encapsulant. A redistribution structure is over the encapsulant and includes a redistribution structure upper side, a redistribution structure lower side, a redistribution dielectric structure, and a redistribution conductive structure. The redistribution structure includes redistribution upper terminals adjacent to the redistribution structure upper side and redistribution bottom terminals adjacent to the redistribution lower side. The redistribution bottom terminals are coupled to the vertical interconnects and the redistribution upper terminals. An electronic component is coupled to the redistribution upper terminals. Other examples and related methods are also disclosed herein.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240725&DB=EPODOC&CC=US&NR=2024249986A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240725&DB=EPODOC&CC=US&NR=2024249986A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>BARK, Jong Min</creatorcontrib><creatorcontrib>LIM, Hun Jung</creatorcontrib><creatorcontrib>MOON, Hyun Il</creatorcontrib><creatorcontrib>LEE, Sang Hyoun</creatorcontrib><title>ELECTRONIC DEVICES AND METHODS OF MANUFACTURING ELECTRONIC DEVICES</title><description>In one example, an electronic device includes a substrate including a substrate upper side and a conductive structure comprising substrate upper terminals adjacent to the substrate upper side. Vertical interconnects are coupled to the substrate upper terminals. An encapsulant covers portions of the substrate and the vertical interconnects. The vertical interconnects are exposed from an upper side of the encapsulant. A redistribution structure is over the encapsulant and includes a redistribution structure upper side, a redistribution structure lower side, a redistribution dielectric structure, and a redistribution conductive structure. The redistribution structure includes redistribution upper terminals adjacent to the redistribution structure upper side and redistribution bottom terminals adjacent to the redistribution lower side. The redistribution bottom terminals are coupled to the vertical interconnects and the redistribution upper terminals. An electronic component is coupled to the redistribution upper terminals. Other examples and related methods are also disclosed herein.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHBy9XF1Dgny9_N0VnBxDfN0dg1WcPRzUfB1DfHwdwlW8HdT8HX0C3VzdA4JDfL0c1fAVM_DwJqWmFOcyguluRmU3VxDnD10Uwvy41OLCxKTU_NSS-JDg40MjEyMTCwtLcwcDY2JUwUArcUsPw</recordid><startdate>20240725</startdate><enddate>20240725</enddate><creator>BARK, Jong Min</creator><creator>LIM, Hun Jung</creator><creator>MOON, Hyun Il</creator><creator>LEE, Sang Hyoun</creator><scope>EVB</scope></search><sort><creationdate>20240725</creationdate><title>ELECTRONIC DEVICES AND METHODS OF MANUFACTURING ELECTRONIC DEVICES</title><author>BARK, Jong Min ; LIM, Hun Jung ; MOON, Hyun Il ; LEE, Sang Hyoun</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2024249986A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>BARK, Jong Min</creatorcontrib><creatorcontrib>LIM, Hun Jung</creatorcontrib><creatorcontrib>MOON, Hyun Il</creatorcontrib><creatorcontrib>LEE, Sang Hyoun</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>BARK, Jong Min</au><au>LIM, Hun Jung</au><au>MOON, Hyun Il</au><au>LEE, Sang Hyoun</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>ELECTRONIC DEVICES AND METHODS OF MANUFACTURING ELECTRONIC DEVICES</title><date>2024-07-25</date><risdate>2024</risdate><abstract>In one example, an electronic device includes a substrate including a substrate upper side and a conductive structure comprising substrate upper terminals adjacent to the substrate upper side. Vertical interconnects are coupled to the substrate upper terminals. An encapsulant covers portions of the substrate and the vertical interconnects. The vertical interconnects are exposed from an upper side of the encapsulant. A redistribution structure is over the encapsulant and includes a redistribution structure upper side, a redistribution structure lower side, a redistribution dielectric structure, and a redistribution conductive structure. The redistribution structure includes redistribution upper terminals adjacent to the redistribution structure upper side and redistribution bottom terminals adjacent to the redistribution lower side. The redistribution bottom terminals are coupled to the vertical interconnects and the redistribution upper terminals. An electronic component is coupled to the redistribution upper terminals. Other examples and related methods are also disclosed herein.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US2024249986A1 |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
title | ELECTRONIC DEVICES AND METHODS OF MANUFACTURING ELECTRONIC DEVICES |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-03T19%3A46%3A13IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=BARK,%20Jong%20Min&rft.date=2024-07-25&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2024249986A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |