NON-VOLATILE MEMORY WTH LOOP DEPENDANT RAMP-UP RATE

NON-VOLATILE MEMORY WTH LOOP DEPENDANT RAMP-UP RATE

A non-volatile memory system is configured to program non-volatile memory cells by applying doses of programming to the memory cells and performing a program-verify operation following each dose of programming. Each dose of programming and the corresponding program-verify operation following the dos...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Miwa, Toru, Yuan, Jiahui, Zainuddin, Abu Naser
Format: Patent
Sprache:eng
Schlagworte:
INFORMATION STORAGE
PHYSICS
STATIC STORES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Miwa, Toru
Yuan, Jiahui
Zainuddin, Abu Naser
description A non-volatile memory system is configured to program non-volatile memory cells by applying doses of programming to the memory cells and performing a program-verify operation following each dose of programming. Each dose of programming and the corresponding program-verify operation following the dose of programming is referred to as a program loop. The program-verify operation comprises applying a verify reference voltage to a selected word line and applying an overdrive voltage to unselected word lines. To reduce the amount of current used, the memory system includes a loop dependent reduction in the ramp-up rate of the overdrive voltage applied to unselected word lines during program-verify.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2024233826A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2024233826A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2024233826A13</originalsourceid><addsrcrecordid>eNrjZDD28_fTDfP3cQzx9HFV8HX19Q-KVAgP8VDw8fcPUHBxDXD1c3H0C1EIcvQN0A0NANIhrjwMrGmJOcWpvFCam0HZzTXE2UM3tSA_PrW4IDE5NS-1JD402MjAyMTI2NjCyMzR0Jg4VQBCBCgN</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>NON-VOLATILE MEMORY WTH LOOP DEPENDANT RAMP-UP RATE</title><source>esp@cenet</source><creator>Miwa, Toru ; Yuan, Jiahui ; Zainuddin, Abu Naser</creator><creatorcontrib>Miwa, Toru ; Yuan, Jiahui ; Zainuddin, Abu Naser</creatorcontrib><description>A non-volatile memory system is configured to program non-volatile memory cells by applying doses of programming to the memory cells and performing a program-verify operation following each dose of programming. Each dose of programming and the corresponding program-verify operation following the dose of programming is referred to as a program loop. The program-verify operation comprises applying a verify reference voltage to a selected word line and applying an overdrive voltage to unselected word lines. To reduce the amount of current used, the memory system includes a loop dependent reduction in the ramp-up rate of the overdrive voltage applied to unselected word lines during program-verify.</description><language>eng</language><subject>INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240711&amp;DB=EPODOC&amp;CC=US&amp;NR=2024233826A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76318</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240711&amp;DB=EPODOC&amp;CC=US&amp;NR=2024233826A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Miwa, Toru</creatorcontrib><creatorcontrib>Yuan, Jiahui</creatorcontrib><creatorcontrib>Zainuddin, Abu Naser</creatorcontrib><title>NON-VOLATILE MEMORY WTH LOOP DEPENDANT RAMP-UP RATE</title><description>A non-volatile memory system is configured to program non-volatile memory cells by applying doses of programming to the memory cells and performing a program-verify operation following each dose of programming. Each dose of programming and the corresponding program-verify operation following the dose of programming is referred to as a program loop. The program-verify operation comprises applying a verify reference voltage to a selected word line and applying an overdrive voltage to unselected word lines. To reduce the amount of current used, the memory system includes a loop dependent reduction in the ramp-up rate of the overdrive voltage applied to unselected word lines during program-verify.</description><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDD28_fTDfP3cQzx9HFV8HX19Q-KVAgP8VDw8fcPUHBxDXD1c3H0C1EIcvQN0A0NANIhrjwMrGmJOcWpvFCam0HZzTXE2UM3tSA_PrW4IDE5NS-1JD402MjAyMTI2NjCyMzR0Jg4VQBCBCgN</recordid><startdate>20240711</startdate><enddate>20240711</enddate><creator>Miwa, Toru</creator><creator>Yuan, Jiahui</creator><creator>Zainuddin, Abu Naser</creator><scope>EVB</scope></search><sort><creationdate>20240711</creationdate><title>NON-VOLATILE MEMORY WTH LOOP DEPENDANT RAMP-UP RATE</title><author>Miwa, Toru ; Yuan, Jiahui ; Zainuddin, Abu Naser</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2024233826A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>Miwa, Toru</creatorcontrib><creatorcontrib>Yuan, Jiahui</creatorcontrib><creatorcontrib>Zainuddin, Abu Naser</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Miwa, Toru</au><au>Yuan, Jiahui</au><au>Zainuddin, Abu Naser</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>NON-VOLATILE MEMORY WTH LOOP DEPENDANT RAMP-UP RATE</title><date>2024-07-11</date><risdate>2024</risdate><abstract>A non-volatile memory system is configured to program non-volatile memory cells by applying doses of programming to the memory cells and performing a program-verify operation following each dose of programming. Each dose of programming and the corresponding program-verify operation following the dose of programming is referred to as a program loop. The program-verify operation comprises applying a verify reference voltage to a selected word line and applying an overdrive voltage to unselected word lines. To reduce the amount of current used, the memory system includes a loop dependent reduction in the ramp-up rate of the overdrive voltage applied to unselected word lines during program-verify.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2024233826A1
source esp@cenet
subjects INFORMATION STORAGE
PHYSICS
STATIC STORES
title NON-VOLATILE MEMORY WTH LOOP DEPENDANT RAMP-UP RATE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-13T07%3A14%3A25IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Miwa,%20Toru&rft.date=2024-07-11&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2024233826A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true