HARDWARE LATENCY MONITORING FOR MEMORY DEVICE INPUT/OUTPUT REQUESTS
A system includes a hardware circuitry having a device coupled with one or more external memory devices. The device is to detect an input/output (I/O) request associated with an external memory device of the one or more external memory devices. The device is to record a first timestamp in response t...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Duer, Oren Mula, Liron Rasal, Shridhar Kfir, Aviv |
| description | A system includes a hardware circuitry having a device coupled with one or more external memory devices. The device is to detect an input/output (I/O) request associated with an external memory device of the one or more external memory devices. The device is to record a first timestamp in response to detecting the I/O request transmitted to the external memory device. The device is further to detect an indication from the external memory device of a completion of the I/O request associated with the external memory device and record a second timestamp in response to detecting the indication. The device is also to determine a latency associated with the I/O request based on the first timestamp and the second timestamp. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2024231633A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2024231633A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2024231633A13</originalsourceid><addsrcrecordid>eNrjZHD2cAxyCXcMclXwcQxx9XOOVPD19_MM8Q_y9HNXcPMPUvB19fUPilRwcQ3zdHZV8PQLCA3R9w8NAVIKQa6Boa7BIcE8DKxpiTnFqbxQmptB2c01xNlDN7UgPz61uCAxOTUvtSQ-NNjIwMjEyNjQzNjY0dCYOFUAGPUs8g</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>HARDWARE LATENCY MONITORING FOR MEMORY DEVICE INPUT/OUTPUT REQUESTS</title><source>esp@cenet</source><creator>Duer, Oren ; Mula, Liron ; Rasal, Shridhar ; Kfir, Aviv</creator><creatorcontrib>Duer, Oren ; Mula, Liron ; Rasal, Shridhar ; Kfir, Aviv</creatorcontrib><description>A system includes a hardware circuitry having a device coupled with one or more external memory devices. The device is to detect an input/output (I/O) request associated with an external memory device of the one or more external memory devices. The device is to record a first timestamp in response to detecting the I/O request transmitted to the external memory device. The device is further to detect an indication from the external memory device of a completion of the I/O request associated with the external memory device and record a second timestamp in response to detecting the indication. The device is also to determine a latency associated with the I/O request based on the first timestamp and the second timestamp.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240711&DB=EPODOC&CC=US&NR=2024231633A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240711&DB=EPODOC&CC=US&NR=2024231633A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Duer, Oren</creatorcontrib><creatorcontrib>Mula, Liron</creatorcontrib><creatorcontrib>Rasal, Shridhar</creatorcontrib><creatorcontrib>Kfir, Aviv</creatorcontrib><title>HARDWARE LATENCY MONITORING FOR MEMORY DEVICE INPUT/OUTPUT REQUESTS</title><description>A system includes a hardware circuitry having a device coupled with one or more external memory devices. The device is to detect an input/output (I/O) request associated with an external memory device of the one or more external memory devices. The device is to record a first timestamp in response to detecting the I/O request transmitted to the external memory device. The device is further to detect an indication from the external memory device of a completion of the I/O request associated with the external memory device and record a second timestamp in response to detecting the indication. The device is also to determine a latency associated with the I/O request based on the first timestamp and the second timestamp.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHD2cAxyCXcMclXwcQxx9XOOVPD19_MM8Q_y9HNXcPMPUvB19fUPilRwcQ3zdHZV8PQLCA3R9w8NAVIKQa6Boa7BIcE8DKxpiTnFqbxQmptB2c01xNlDN7UgPz61uCAxOTUvtSQ-NNjIwMjEyNjQzNjY0dCYOFUAGPUs8g</recordid><startdate>20240711</startdate><enddate>20240711</enddate><creator>Duer, Oren</creator><creator>Mula, Liron</creator><creator>Rasal, Shridhar</creator><creator>Kfir, Aviv</creator><scope>EVB</scope></search><sort><creationdate>20240711</creationdate><title>HARDWARE LATENCY MONITORING FOR MEMORY DEVICE INPUT/OUTPUT REQUESTS</title><author>Duer, Oren ; Mula, Liron ; Rasal, Shridhar ; Kfir, Aviv</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2024231633A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>Duer, Oren</creatorcontrib><creatorcontrib>Mula, Liron</creatorcontrib><creatorcontrib>Rasal, Shridhar</creatorcontrib><creatorcontrib>Kfir, Aviv</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Duer, Oren</au><au>Mula, Liron</au><au>Rasal, Shridhar</au><au>Kfir, Aviv</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>HARDWARE LATENCY MONITORING FOR MEMORY DEVICE INPUT/OUTPUT REQUESTS</title><date>2024-07-11</date><risdate>2024</risdate><abstract>A system includes a hardware circuitry having a device coupled with one or more external memory devices. The device is to detect an input/output (I/O) request associated with an external memory device of the one or more external memory devices. The device is to record a first timestamp in response to detecting the I/O request transmitted to the external memory device. The device is further to detect an indication from the external memory device of a completion of the I/O request associated with the external memory device and record a second timestamp in response to detecting the indication. The device is also to determine a latency associated with the I/O request based on the first timestamp and the second timestamp.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2024231633A1 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | HARDWARE LATENCY MONITORING FOR MEMORY DEVICE INPUT/OUTPUT REQUESTS |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-24T01%3A37%3A42IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Duer,%20Oren&rft.date=2024-07-11&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2024231633A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |