PHASE-LOCKED LOOP DEVICE

PHASE-LOCKED LOOP DEVICE

Disclosed is a phase-locked loop device. The phase-locked loop device includes a frequency-locked loop circuit and a phase-locked loop circuit. The frequency-locked loop circuit includes a delay generator circuit and a frequency-phase detector. The delay generator circuit generates a ramp signal bas...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Si, Xiaomin, Wu, Shunfang, Dong, Qingxiang
Format: Patent
Sprache:eng
Schlagworte:
AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Si, Xiaomin
Wu, Shunfang
Dong, Qingxiang
description Disclosed is a phase-locked loop device. The phase-locked loop device includes a frequency-locked loop circuit and a phase-locked loop circuit. The frequency-locked loop circuit includes a delay generator circuit and a frequency-phase detector. The delay generator circuit generates a ramp signal based on the feedback clock signal, and compares the ramp signal with multiple reference voltages to generate multiple delayed feedback clock signals. The frequency-phase detector has a dead zone control mechanism that generates a locking signal based on phases of the reference clock signal and delayed feedback clock signal and automatically switches on/off the dead zone. The phase-locked loop circuit generates the first output current according to the phase difference between the reference clock signal and the feedback clock signal.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2024223193A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2024223193A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2024223193A13</originalsourceid><addsrcrecordid>eNrjZJAI8HAMdtX18Xf2dnVR8PH3D1BwcQ3zdHblYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBkYmRkbGhpbGjobGxKkCAFwhIGU</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>PHASE-LOCKED LOOP DEVICE</title><source>esp@cenet</source><creator>Si, Xiaomin ; Wu, Shunfang ; Dong, Qingxiang</creator><creatorcontrib>Si, Xiaomin ; Wu, Shunfang ; Dong, Qingxiang</creatorcontrib><description>Disclosed is a phase-locked loop device. The phase-locked loop device includes a frequency-locked loop circuit and a phase-locked loop circuit. The frequency-locked loop circuit includes a delay generator circuit and a frequency-phase detector. The delay generator circuit generates a ramp signal based on the feedback clock signal, and compares the ramp signal with multiple reference voltages to generate multiple delayed feedback clock signals. The frequency-phase detector has a dead zone control mechanism that generates a locking signal based on phases of the reference clock signal and delayed feedback clock signal and automatically switches on/off the dead zone. The phase-locked loop circuit generates the first output current according to the phase difference between the reference clock signal and the feedback clock signal.</description><language>eng</language><subject>AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES ; BASIC ELECTRONIC CIRCUITRY ; ELECTRICITY</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240704&amp;DB=EPODOC&amp;CC=US&amp;NR=2024223193A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240704&amp;DB=EPODOC&amp;CC=US&amp;NR=2024223193A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Si, Xiaomin</creatorcontrib><creatorcontrib>Wu, Shunfang</creatorcontrib><creatorcontrib>Dong, Qingxiang</creatorcontrib><title>PHASE-LOCKED LOOP DEVICE</title><description>Disclosed is a phase-locked loop device. The phase-locked loop device includes a frequency-locked loop circuit and a phase-locked loop circuit. The frequency-locked loop circuit includes a delay generator circuit and a frequency-phase detector. The delay generator circuit generates a ramp signal based on the feedback clock signal, and compares the ramp signal with multiple reference voltages to generate multiple delayed feedback clock signals. The frequency-phase detector has a dead zone control mechanism that generates a locking signal based on phases of the reference clock signal and delayed feedback clock signal and automatically switches on/off the dead zone. The phase-locked loop circuit generates the first output current according to the phase difference between the reference clock signal and the feedback clock signal.</description><subject>AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES</subject><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRICITY</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZJAI8HAMdtX18Xf2dnVR8PH3D1BwcQ3zdHblYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBkYmRkbGhpbGjobGxKkCAFwhIGU</recordid><startdate>20240704</startdate><enddate>20240704</enddate><creator>Si, Xiaomin</creator><creator>Wu, Shunfang</creator><creator>Dong, Qingxiang</creator><scope>EVB</scope></search><sort><creationdate>20240704</creationdate><title>PHASE-LOCKED LOOP DEVICE</title><author>Si, Xiaomin ; Wu, Shunfang ; Dong, Qingxiang</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2024223193A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES</topic><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRICITY</topic><toplevel>online_resources</toplevel><creatorcontrib>Si, Xiaomin</creatorcontrib><creatorcontrib>Wu, Shunfang</creatorcontrib><creatorcontrib>Dong, Qingxiang</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Si, Xiaomin</au><au>Wu, Shunfang</au><au>Dong, Qingxiang</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>PHASE-LOCKED LOOP DEVICE</title><date>2024-07-04</date><risdate>2024</risdate><abstract>Disclosed is a phase-locked loop device. The phase-locked loop device includes a frequency-locked loop circuit and a phase-locked loop circuit. The frequency-locked loop circuit includes a delay generator circuit and a frequency-phase detector. The delay generator circuit generates a ramp signal based on the feedback clock signal, and compares the ramp signal with multiple reference voltages to generate multiple delayed feedback clock signals. The frequency-phase detector has a dead zone control mechanism that generates a locking signal based on phases of the reference clock signal and delayed feedback clock signal and automatically switches on/off the dead zone. The phase-locked loop circuit generates the first output current according to the phase difference between the reference clock signal and the feedback clock signal.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2024223193A1
source esp@cenet
subjects AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
title PHASE-LOCKED LOOP DEVICE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-02T19%3A27%3A42IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Si,%20Xiaomin&rft.date=2024-07-04&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2024223193A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true