SEMICONDUCTOR PACKAGE
A semiconductor package includes a first substrate. Solder balls are disposed on a lower surface of the first substrate. A first semiconductor chip is on an upper surface of the first substrate. The solder balls include a first ball disposed in a first direction from a center of the first substrate...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | LEE, Ji Hyun LEE, Jun Ho RYU, Han Sung |
description | A semiconductor package includes a first substrate. Solder balls are disposed on a lower surface of the first substrate. A first semiconductor chip is on an upper surface of the first substrate. The solder balls include a first ball disposed in a first direction from a center of the first substrate and spaced apart from the center by a first distance. A second ball is disposed in a third direction from the center between the first and second directions and is spaced apart from the center by a second distance less than or equal to the first distance. A first pitch between the first ball and a first adjacent ball disposed immediately to an outer side in the first direction is less than a second pitch between the first ball and a second adjacent ball disposed immediately adjacent to an inner side in the first direction. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2024222241A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2024222241A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2024222241A13</originalsourceid><addsrcrecordid>eNrjZBANdvX1dPb3cwl1DvEPUghwdPZ2dHflYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBkYmRkBgYuhoaEycKgAWzh_F</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SEMICONDUCTOR PACKAGE</title><source>esp@cenet</source><creator>LEE, Ji Hyun ; LEE, Jun Ho ; RYU, Han Sung</creator><creatorcontrib>LEE, Ji Hyun ; LEE, Jun Ho ; RYU, Han Sung</creatorcontrib><description>A semiconductor package includes a first substrate. Solder balls are disposed on a lower surface of the first substrate. A first semiconductor chip is on an upper surface of the first substrate. The solder balls include a first ball disposed in a first direction from a center of the first substrate and spaced apart from the center by a first distance. A second ball is disposed in a third direction from the center between the first and second directions and is spaced apart from the center by a second distance less than or equal to the first distance. A first pitch between the first ball and a first adjacent ball disposed immediately to an outer side in the first direction is less than a second pitch between the first ball and a second adjacent ball disposed immediately adjacent to an inner side in the first direction.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240704&DB=EPODOC&CC=US&NR=2024222241A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240704&DB=EPODOC&CC=US&NR=2024222241A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>LEE, Ji Hyun</creatorcontrib><creatorcontrib>LEE, Jun Ho</creatorcontrib><creatorcontrib>RYU, Han Sung</creatorcontrib><title>SEMICONDUCTOR PACKAGE</title><description>A semiconductor package includes a first substrate. Solder balls are disposed on a lower surface of the first substrate. A first semiconductor chip is on an upper surface of the first substrate. The solder balls include a first ball disposed in a first direction from a center of the first substrate and spaced apart from the center by a first distance. A second ball is disposed in a third direction from the center between the first and second directions and is spaced apart from the center by a second distance less than or equal to the first distance. A first pitch between the first ball and a first adjacent ball disposed immediately to an outer side in the first direction is less than a second pitch between the first ball and a second adjacent ball disposed immediately adjacent to an inner side in the first direction.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZBANdvX1dPb3cwl1DvEPUghwdPZ2dHflYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBkYmRkBgYuhoaEycKgAWzh_F</recordid><startdate>20240704</startdate><enddate>20240704</enddate><creator>LEE, Ji Hyun</creator><creator>LEE, Jun Ho</creator><creator>RYU, Han Sung</creator><scope>EVB</scope></search><sort><creationdate>20240704</creationdate><title>SEMICONDUCTOR PACKAGE</title><author>LEE, Ji Hyun ; LEE, Jun Ho ; RYU, Han Sung</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2024222241A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>LEE, Ji Hyun</creatorcontrib><creatorcontrib>LEE, Jun Ho</creatorcontrib><creatorcontrib>RYU, Han Sung</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>LEE, Ji Hyun</au><au>LEE, Jun Ho</au><au>RYU, Han Sung</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SEMICONDUCTOR PACKAGE</title><date>2024-07-04</date><risdate>2024</risdate><abstract>A semiconductor package includes a first substrate. Solder balls are disposed on a lower surface of the first substrate. A first semiconductor chip is on an upper surface of the first substrate. The solder balls include a first ball disposed in a first direction from a center of the first substrate and spaced apart from the center by a first distance. A second ball is disposed in a third direction from the center between the first and second directions and is spaced apart from the center by a second distance less than or equal to the first distance. A first pitch between the first ball and a first adjacent ball disposed immediately to an outer side in the first direction is less than a second pitch between the first ball and a second adjacent ball disposed immediately adjacent to an inner side in the first direction.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US2024222241A1 |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
title | SEMICONDUCTOR PACKAGE |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-04T22%3A21%3A31IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=LEE,%20Ji%20Hyun&rft.date=2024-07-04&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2024222241A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |