DIGITAL PRE-DISTORTION (DPD) ADAPTATION FLOW AND ACCOMPANYING INTERFACES IMPLEMENTED IN A PROGRAMMABLE PROCESSING ARRAY

DIGITAL PRE-DISTORTION (DPD) ADAPTATION FLOW AND ACCOMPANYING INTERFACES IMPLEMENTED IN A PROGRAMMABLE PROCESSING ARRAY

Techniques are disclosed for the use of a hybrid architecture that combines a programmable processing array and a hardware accelerator. The hybrid architecture functions to maintain synchronization between data samples to be transmitted, feedback data samples measured from an observed previous trans...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Rajamani, Kannan, Azadet, Kameran, Zivkovic, Zoran, Kinney, Kevin, Smith, Thomas
Format: Patent
Sprache:eng
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Rajamani, Kannan
Azadet, Kameran
Zivkovic, Zoran
Kinney, Kevin
Smith, Thomas
description Techniques are disclosed for the use of a hybrid architecture that combines a programmable processing array and a hardware accelerator. The hybrid architecture functions to maintain synchronization between data samples to be transmitted, feedback data samples measured from an observed previous transmission of data samples, and output data samples that comprise the data samples from previous data transmissions, which may include data samples prior to or after the application of DPD terms. The architecture enables synchronization amongst several transmission channels, and provides for high flexibility with respect to timing flows and the movement and processing of data blocks.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2024220445A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2024220445A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2024220445A13</originalsourceid><addsrcrecordid>eNqNjE0KwjAUhLtxIeodHrjRRaHGeIBnktZA_kgi0lUpEleihQpe31Q8gKthPr6ZefHmspERFTgvSi5DtD5Ka2DDHd8CcnQRv6BW9gJoOCBjVjs0rTQNSBOFr5GJAFI7JbTIgGcMmB9t41FrPCoxlSyFaYPeY7ssZrf-PqbVLxfFuhaRnco0PLs0Dv01PdKrOwdSEUpIRekBd_v_rA8pYDp8</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>DIGITAL PRE-DISTORTION (DPD) ADAPTATION FLOW AND ACCOMPANYING INTERFACES IMPLEMENTED IN A PROGRAMMABLE PROCESSING ARRAY</title><source>esp@cenet</source><creator>Rajamani, Kannan ; Azadet, Kameran ; Zivkovic, Zoran ; Kinney, Kevin ; Smith, Thomas</creator><creatorcontrib>Rajamani, Kannan ; Azadet, Kameran ; Zivkovic, Zoran ; Kinney, Kevin ; Smith, Thomas</creatorcontrib><description>Techniques are disclosed for the use of a hybrid architecture that combines a programmable processing array and a hardware accelerator. The hybrid architecture functions to maintain synchronization between data samples to be transmitted, feedback data samples measured from an observed previous transmission of data samples, and output data samples that comprise the data samples from previous data transmissions, which may include data samples prior to or after the application of DPD terms. The architecture enables synchronization amongst several transmission channels, and provides for high flexibility with respect to timing flows and the movement and processing of data blocks.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240704&amp;DB=EPODOC&amp;CC=US&amp;NR=2024220445A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240704&amp;DB=EPODOC&amp;CC=US&amp;NR=2024220445A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Rajamani, Kannan</creatorcontrib><creatorcontrib>Azadet, Kameran</creatorcontrib><creatorcontrib>Zivkovic, Zoran</creatorcontrib><creatorcontrib>Kinney, Kevin</creatorcontrib><creatorcontrib>Smith, Thomas</creatorcontrib><title>DIGITAL PRE-DISTORTION (DPD) ADAPTATION FLOW AND ACCOMPANYING INTERFACES IMPLEMENTED IN A PROGRAMMABLE PROCESSING ARRAY</title><description>Techniques are disclosed for the use of a hybrid architecture that combines a programmable processing array and a hardware accelerator. The hybrid architecture functions to maintain synchronization between data samples to be transmitted, feedback data samples measured from an observed previous transmission of data samples, and output data samples that comprise the data samples from previous data transmissions, which may include data samples prior to or after the application of DPD terms. The architecture enables synchronization amongst several transmission channels, and provides for high flexibility with respect to timing flows and the movement and processing of data blocks.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjE0KwjAUhLtxIeodHrjRRaHGeIBnktZA_kgi0lUpEleihQpe31Q8gKthPr6ZefHmspERFTgvSi5DtD5Ka2DDHd8CcnQRv6BW9gJoOCBjVjs0rTQNSBOFr5GJAFI7JbTIgGcMmB9t41FrPCoxlSyFaYPeY7ssZrf-PqbVLxfFuhaRnco0PLs0Dv01PdKrOwdSEUpIRekBd_v_rA8pYDp8</recordid><startdate>20240704</startdate><enddate>20240704</enddate><creator>Rajamani, Kannan</creator><creator>Azadet, Kameran</creator><creator>Zivkovic, Zoran</creator><creator>Kinney, Kevin</creator><creator>Smith, Thomas</creator><scope>EVB</scope></search><sort><creationdate>20240704</creationdate><title>DIGITAL PRE-DISTORTION (DPD) ADAPTATION FLOW AND ACCOMPANYING INTERFACES IMPLEMENTED IN A PROGRAMMABLE PROCESSING ARRAY</title><author>Rajamani, Kannan ; Azadet, Kameran ; Zivkovic, Zoran ; Kinney, Kevin ; Smith, Thomas</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2024220445A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>Rajamani, Kannan</creatorcontrib><creatorcontrib>Azadet, Kameran</creatorcontrib><creatorcontrib>Zivkovic, Zoran</creatorcontrib><creatorcontrib>Kinney, Kevin</creatorcontrib><creatorcontrib>Smith, Thomas</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Rajamani, Kannan</au><au>Azadet, Kameran</au><au>Zivkovic, Zoran</au><au>Kinney, Kevin</au><au>Smith, Thomas</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>DIGITAL PRE-DISTORTION (DPD) ADAPTATION FLOW AND ACCOMPANYING INTERFACES IMPLEMENTED IN A PROGRAMMABLE PROCESSING ARRAY</title><date>2024-07-04</date><risdate>2024</risdate><abstract>Techniques are disclosed for the use of a hybrid architecture that combines a programmable processing array and a hardware accelerator. The hybrid architecture functions to maintain synchronization between data samples to be transmitted, feedback data samples measured from an observed previous transmission of data samples, and output data samples that comprise the data samples from previous data transmissions, which may include data samples prior to or after the application of DPD terms. The architecture enables synchronization amongst several transmission channels, and provides for high flexibility with respect to timing flows and the movement and processing of data blocks.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2024220445A1
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title DIGITAL PRE-DISTORTION (DPD) ADAPTATION FLOW AND ACCOMPANYING INTERFACES IMPLEMENTED IN A PROGRAMMABLE PROCESSING ARRAY
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-27T07%3A36%3A26IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Rajamani,%20Kannan&rft.date=2024-07-04&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2024220445A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true