PARITY PROTECTED MEMORY BLOCKS MERGED WITH ERROR CORRECTION CODE (ECC) PROTECTED BLOCKS IN A CODEWORD FOR INCREASED MEMORY UTILIZATION

A memory control circuit stores codewords in a memory module configured to limit errors to one wire of a memory interface. A codeword includes a first block with a first data portion and a second block with a second data portion. An error correction code symbol in the second block is used to locate...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Sutera, Massimo, Aboulenein, Nagi, Brahmadathan, Sandeep
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!