DISPLAY PANEL AND MANUFACTURING METHOD THEREOF
The present application provides a display panel and a manufacturing method thereof. The display panel includes: a driving substrate, a plurality of chips, a dielectric layer, and a plurality of encapsulating colloids. Each of the plurality of chips and each of the plurality of encapsulating colloid...
Gespeichert in:
Hauptverfasser: | , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | MA, Gang HSU, Chen-Ke |
description | The present application provides a display panel and a manufacturing method thereof. The display panel includes: a driving substrate, a plurality of chips, a dielectric layer, and a plurality of encapsulating colloids. Each of the plurality of chips and each of the plurality of encapsulating colloids are correspondingly arranged, and the encapsulating colloid covers the chip. The dielectric layer is disposed on outer peripheries of the encapsulating colloids. The encapsulating colloid includes a substrate and a curved lens connected to each other, the substrate covers the chip, and the curved lens is disposed on a side of the substrate away from the chip. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2024178353A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2024178353A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2024178353A13</originalsourceid><addsrcrecordid>eNrjZNBz8QwO8HGMVAhw9HP1UXD0c1HwdfQLdXN0DgkN8vRzV_B1DfHwd1EI8XANcvV342FgTUvMKU7lhdLcDMpuriHOHrqpBfnxqcUFicmpeakl8aHBRgZGJobmFsamxo6GxsSpAgB2ACaq</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>DISPLAY PANEL AND MANUFACTURING METHOD THEREOF</title><source>esp@cenet</source><creator>MA, Gang ; HSU, Chen-Ke</creator><creatorcontrib>MA, Gang ; HSU, Chen-Ke</creatorcontrib><description>The present application provides a display panel and a manufacturing method thereof. The display panel includes: a driving substrate, a plurality of chips, a dielectric layer, and a plurality of encapsulating colloids. Each of the plurality of chips and each of the plurality of encapsulating colloids are correspondingly arranged, and the encapsulating colloid covers the chip. The dielectric layer is disposed on outer peripheries of the encapsulating colloids. The encapsulating colloid includes a substrate and a curved lens connected to each other, the substrate covers the chip, and the curved lens is disposed on a side of the substrate away from the chip.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240530&DB=EPODOC&CC=US&NR=2024178353A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240530&DB=EPODOC&CC=US&NR=2024178353A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>MA, Gang</creatorcontrib><creatorcontrib>HSU, Chen-Ke</creatorcontrib><title>DISPLAY PANEL AND MANUFACTURING METHOD THEREOF</title><description>The present application provides a display panel and a manufacturing method thereof. The display panel includes: a driving substrate, a plurality of chips, a dielectric layer, and a plurality of encapsulating colloids. Each of the plurality of chips and each of the plurality of encapsulating colloids are correspondingly arranged, and the encapsulating colloid covers the chip. The dielectric layer is disposed on outer peripheries of the encapsulating colloids. The encapsulating colloid includes a substrate and a curved lens connected to each other, the substrate covers the chip, and the curved lens is disposed on a side of the substrate away from the chip.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNBz8QwO8HGMVAhw9HP1UXD0c1HwdfQLdXN0DgkN8vRzV_B1DfHwd1EI8XANcvV342FgTUvMKU7lhdLcDMpuriHOHrqpBfnxqcUFicmpeakl8aHBRgZGJobmFsamxo6GxsSpAgB2ACaq</recordid><startdate>20240530</startdate><enddate>20240530</enddate><creator>MA, Gang</creator><creator>HSU, Chen-Ke</creator><scope>EVB</scope></search><sort><creationdate>20240530</creationdate><title>DISPLAY PANEL AND MANUFACTURING METHOD THEREOF</title><author>MA, Gang ; HSU, Chen-Ke</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2024178353A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>MA, Gang</creatorcontrib><creatorcontrib>HSU, Chen-Ke</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>MA, Gang</au><au>HSU, Chen-Ke</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>DISPLAY PANEL AND MANUFACTURING METHOD THEREOF</title><date>2024-05-30</date><risdate>2024</risdate><abstract>The present application provides a display panel and a manufacturing method thereof. The display panel includes: a driving substrate, a plurality of chips, a dielectric layer, and a plurality of encapsulating colloids. Each of the plurality of chips and each of the plurality of encapsulating colloids are correspondingly arranged, and the encapsulating colloid covers the chip. The dielectric layer is disposed on outer peripheries of the encapsulating colloids. The encapsulating colloid includes a substrate and a curved lens connected to each other, the substrate covers the chip, and the curved lens is disposed on a side of the substrate away from the chip.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US2024178353A1 |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
title | DISPLAY PANEL AND MANUFACTURING METHOD THEREOF |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-26T18%3A49%3A27IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=MA,%20Gang&rft.date=2024-05-30&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2024178353A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |