TEST DEVICE AND TEST SYSTEM FOR SEMICONDUCTOR DEVICES
A test device includes a main board. First and second device under test (DUT) boards are disposed on the main board. First and second semiconductor devices are mounted on the first and second DUT boards, respectively. The first and second semiconductor devices are DUTs. First and second connectors a...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | SHIN, Seong Seob Kwon, Soon lL Kim, Tae-Hwan Park, Soo Yong |
| description | A test device includes a main board. First and second device under test (DUT) boards are disposed on the main board. First and second semiconductor devices are mounted on the first and second DUT boards, respectively. The first and second semiconductor devices are DUTs. First and second connectors are respectively disposed at a first end and a second end of the first DUT board. The first and second connectors are spaced apart from each other and respectively transmit first and second signals. The first signal forms a first electrical path along which the first signal is input to the first DUT board via the first connector. The second signal forms a second electrical path along which the second signal is output from the first DUT board and input to the second DUT board via the second connector. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2024175912A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2024175912A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2024175912A13</originalsourceid><addsrcrecordid>eNrjZDANcQ0OUXBxDfN0dlVw9HNRAPODI4NDXH0V3PyDFIJdfT2d_f1cQp1DgDyIwmAeBta0xJziVF4ozc2g7OYa4uyhm1qQH59aXJCYnJqXWhIfGmxkYGRiaG5qaWjkaGhMnCoAjc0oow</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>TEST DEVICE AND TEST SYSTEM FOR SEMICONDUCTOR DEVICES</title><source>esp@cenet</source><creator>SHIN, Seong Seob ; Kwon, Soon lL ; Kim, Tae-Hwan ; Park, Soo Yong</creator><creatorcontrib>SHIN, Seong Seob ; Kwon, Soon lL ; Kim, Tae-Hwan ; Park, Soo Yong</creatorcontrib><description>A test device includes a main board. First and second device under test (DUT) boards are disposed on the main board. First and second semiconductor devices are mounted on the first and second DUT boards, respectively. The first and second semiconductor devices are DUTs. First and second connectors are respectively disposed at a first end and a second end of the first DUT board. The first and second connectors are spaced apart from each other and respectively transmit first and second signals. The first signal forms a first electrical path along which the first signal is input to the first DUT board via the first connector. The second signal forms a second electrical path along which the second signal is output from the first DUT board and input to the second DUT board via the second connector.</description><language>eng</language><subject>MEASURING ; MEASURING ELECTRIC VARIABLES ; MEASURING MAGNETIC VARIABLES ; PHYSICS ; TESTING</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240530&DB=EPODOC&CC=US&NR=2024175912A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240530&DB=EPODOC&CC=US&NR=2024175912A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SHIN, Seong Seob</creatorcontrib><creatorcontrib>Kwon, Soon lL</creatorcontrib><creatorcontrib>Kim, Tae-Hwan</creatorcontrib><creatorcontrib>Park, Soo Yong</creatorcontrib><title>TEST DEVICE AND TEST SYSTEM FOR SEMICONDUCTOR DEVICES</title><description>A test device includes a main board. First and second device under test (DUT) boards are disposed on the main board. First and second semiconductor devices are mounted on the first and second DUT boards, respectively. The first and second semiconductor devices are DUTs. First and second connectors are respectively disposed at a first end and a second end of the first DUT board. The first and second connectors are spaced apart from each other and respectively transmit first and second signals. The first signal forms a first electrical path along which the first signal is input to the first DUT board via the first connector. The second signal forms a second electrical path along which the second signal is output from the first DUT board and input to the second DUT board via the second connector.</description><subject>MEASURING</subject><subject>MEASURING ELECTRIC VARIABLES</subject><subject>MEASURING MAGNETIC VARIABLES</subject><subject>PHYSICS</subject><subject>TESTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDANcQ0OUXBxDfN0dlVw9HNRAPODI4NDXH0V3PyDFIJdfT2d_f1cQp1DgDyIwmAeBta0xJziVF4ozc2g7OYa4uyhm1qQH59aXJCYnJqXWhIfGmxkYGRiaG5qaWjkaGhMnCoAjc0oow</recordid><startdate>20240530</startdate><enddate>20240530</enddate><creator>SHIN, Seong Seob</creator><creator>Kwon, Soon lL</creator><creator>Kim, Tae-Hwan</creator><creator>Park, Soo Yong</creator><scope>EVB</scope></search><sort><creationdate>20240530</creationdate><title>TEST DEVICE AND TEST SYSTEM FOR SEMICONDUCTOR DEVICES</title><author>SHIN, Seong Seob ; Kwon, Soon lL ; Kim, Tae-Hwan ; Park, Soo Yong</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2024175912A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>MEASURING</topic><topic>MEASURING ELECTRIC VARIABLES</topic><topic>MEASURING MAGNETIC VARIABLES</topic><topic>PHYSICS</topic><topic>TESTING</topic><toplevel>online_resources</toplevel><creatorcontrib>SHIN, Seong Seob</creatorcontrib><creatorcontrib>Kwon, Soon lL</creatorcontrib><creatorcontrib>Kim, Tae-Hwan</creatorcontrib><creatorcontrib>Park, Soo Yong</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SHIN, Seong Seob</au><au>Kwon, Soon lL</au><au>Kim, Tae-Hwan</au><au>Park, Soo Yong</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>TEST DEVICE AND TEST SYSTEM FOR SEMICONDUCTOR DEVICES</title><date>2024-05-30</date><risdate>2024</risdate><abstract>A test device includes a main board. First and second device under test (DUT) boards are disposed on the main board. First and second semiconductor devices are mounted on the first and second DUT boards, respectively. The first and second semiconductor devices are DUTs. First and second connectors are respectively disposed at a first end and a second end of the first DUT board. The first and second connectors are spaced apart from each other and respectively transmit first and second signals. The first signal forms a first electrical path along which the first signal is input to the first DUT board via the first connector. The second signal forms a second electrical path along which the second signal is output from the first DUT board and input to the second DUT board via the second connector.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2024175912A1 |
| source | esp@cenet |
| subjects | MEASURING MEASURING ELECTRIC VARIABLES MEASURING MAGNETIC VARIABLES PHYSICS TESTING |
| title | TEST DEVICE AND TEST SYSTEM FOR SEMICONDUCTOR DEVICES |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-26T22%3A52%3A15IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SHIN,%20Seong%20Seob&rft.date=2024-05-30&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2024175912A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |