DISPLAY APPARATUS
A display apparatus includes a substrate, a scan line disposed over the substrate and extending in a first direction, an initialization voltage line disposed over the substrate and extending in the first direction, a first thin-film transistor including a first semiconductor layer and a first gate e...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Jung, Kwangchul Jo, Yongjun Son, Sungmin Song, Jaejin |
| description | A display apparatus includes a substrate, a scan line disposed over the substrate and extending in a first direction, an initialization voltage line disposed over the substrate and extending in the first direction, a first thin-film transistor including a first semiconductor layer and a first gate electrode insulated from the first semiconductor layer, the first semiconductor layer including a silicon semiconductor, and a second thin-film transistor including a second semiconductor layer and a second gate electrode insulated from the second semiconductor layer, the second semiconductor layer including an oxide semiconductor, wherein the second semiconductor layer is disposed between the scan line and the initialization voltage line in a plan view, and the second gate electrode extends from the scan line in a second direction perpendicular to the first direction. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2024172504A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2024172504A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2024172504A13</originalsourceid><addsrcrecordid>eNrjZBB08QwO8HGMVHAMCHAMcgwJDeZhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGRiaG5kamBiaOhsbEqQIAoSoeyQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>DISPLAY APPARATUS</title><source>esp@cenet</source><creator>Jung, Kwangchul ; Jo, Yongjun ; Son, Sungmin ; Song, Jaejin</creator><creatorcontrib>Jung, Kwangchul ; Jo, Yongjun ; Son, Sungmin ; Song, Jaejin</creatorcontrib><description>A display apparatus includes a substrate, a scan line disposed over the substrate and extending in a first direction, an initialization voltage line disposed over the substrate and extending in the first direction, a first thin-film transistor including a first semiconductor layer and a first gate electrode insulated from the first semiconductor layer, the first semiconductor layer including a silicon semiconductor, and a second thin-film transistor including a second semiconductor layer and a second gate electrode insulated from the second semiconductor layer, the second semiconductor layer including an oxide semiconductor, wherein the second semiconductor layer is disposed between the scan line and the initialization voltage line in a plan view, and the second gate electrode extends from the scan line in a second direction perpendicular to the first direction.</description><language>eng</language><subject>ELECTRICITY</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240523&DB=EPODOC&CC=US&NR=2024172504A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,777,882,25545,76296</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240523&DB=EPODOC&CC=US&NR=2024172504A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Jung, Kwangchul</creatorcontrib><creatorcontrib>Jo, Yongjun</creatorcontrib><creatorcontrib>Son, Sungmin</creatorcontrib><creatorcontrib>Song, Jaejin</creatorcontrib><title>DISPLAY APPARATUS</title><description>A display apparatus includes a substrate, a scan line disposed over the substrate and extending in a first direction, an initialization voltage line disposed over the substrate and extending in the first direction, a first thin-film transistor including a first semiconductor layer and a first gate electrode insulated from the first semiconductor layer, the first semiconductor layer including a silicon semiconductor, and a second thin-film transistor including a second semiconductor layer and a second gate electrode insulated from the second semiconductor layer, the second semiconductor layer including an oxide semiconductor, wherein the second semiconductor layer is disposed between the scan line and the initialization voltage line in a plan view, and the second gate electrode extends from the scan line in a second direction perpendicular to the first direction.</description><subject>ELECTRICITY</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZBB08QwO8HGMVHAMCHAMcgwJDeZhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGRiaG5kamBiaOhsbEqQIAoSoeyQ</recordid><startdate>20240523</startdate><enddate>20240523</enddate><creator>Jung, Kwangchul</creator><creator>Jo, Yongjun</creator><creator>Son, Sungmin</creator><creator>Song, Jaejin</creator><scope>EVB</scope></search><sort><creationdate>20240523</creationdate><title>DISPLAY APPARATUS</title><author>Jung, Kwangchul ; Jo, Yongjun ; Son, Sungmin ; Song, Jaejin</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2024172504A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>ELECTRICITY</topic><toplevel>online_resources</toplevel><creatorcontrib>Jung, Kwangchul</creatorcontrib><creatorcontrib>Jo, Yongjun</creatorcontrib><creatorcontrib>Son, Sungmin</creatorcontrib><creatorcontrib>Song, Jaejin</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Jung, Kwangchul</au><au>Jo, Yongjun</au><au>Son, Sungmin</au><au>Song, Jaejin</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>DISPLAY APPARATUS</title><date>2024-05-23</date><risdate>2024</risdate><abstract>A display apparatus includes a substrate, a scan line disposed over the substrate and extending in a first direction, an initialization voltage line disposed over the substrate and extending in the first direction, a first thin-film transistor including a first semiconductor layer and a first gate electrode insulated from the first semiconductor layer, the first semiconductor layer including a silicon semiconductor, and a second thin-film transistor including a second semiconductor layer and a second gate electrode insulated from the second semiconductor layer, the second semiconductor layer including an oxide semiconductor, wherein the second semiconductor layer is disposed between the scan line and the initialization voltage line in a plan view, and the second gate electrode extends from the scan line in a second direction perpendicular to the first direction.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2024172504A1 |
| source | esp@cenet |
| subjects | ELECTRICITY |
| title | DISPLAY APPARATUS |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-19T21%3A08%3A24IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Jung,%20Kwangchul&rft.date=2024-05-23&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2024172504A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |