SYSTEMS AND METHODS FOR ACCESS PROTECTION OF SYSTEM PERIPHERALS

A system may include a plurality of processing cores, a target shared among the plurality of processing cores and coupled to the plurality of processing cores via a shared bus, and access control logic configured to, based on access configuration settings associated with the target, control access o...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	DJADI, Younes, DAI, Xingdong, BUCHANAN, Nathan, HEMKUMAR, Nariankadu D
Format:	Patent
Sprache:	eng
Schlagworte:	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	DJADI, Younes DAI, Xingdong BUCHANAN, Nathan HEMKUMAR, Nariankadu D
description	A system may include a plurality of processing cores, a target shared among the plurality of processing cores and coupled to the plurality of processing cores via a shared bus, and access control logic configured to, based on access configuration settings associated with the target, control access of requests from each of the plurality of processing cores based on a privilege level of each of the plurality of processing cores, in order to dynamically allocate and re-allocate the target among the plurality of processing cores in accordance with the privilege levels and to dynamically utilize the target in accordance with the privilege levels.
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2024152658A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2024152658A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2024152658A13</originalsourceid><addsrcrecordid>eNrjZLAPjgwOcfUNVnD0c1HwdQ3x8HcJVnDzD1JwdHZ2DQ5WCAjyD3F1DvH091Pwd1OAKFYIcA3yDPBwDXL0CeZhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGRiaGpkZmphaOhsbEqQIASKgrmA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SYSTEMS AND METHODS FOR ACCESS PROTECTION OF SYSTEM PERIPHERALS</title><source>esp@cenet</source><creator>DJADI, Younes ; DAI, Xingdong ; BUCHANAN, Nathan ; HEMKUMAR, Nariankadu D</creator><creatorcontrib>DJADI, Younes ; DAI, Xingdong ; BUCHANAN, Nathan ; HEMKUMAR, Nariankadu D</creatorcontrib><description>A system may include a plurality of processing cores, a target shared among the plurality of processing cores and coupled to the plurality of processing cores via a shared bus, and access control logic configured to, based on access configuration settings associated with the target, control access of requests from each of the plurality of processing cores based on a privilege level of each of the plurality of processing cores, in order to dynamically allocate and re-allocate the target among the plurality of processing cores in accordance with the privilege levels and to dynamically utilize the target in accordance with the privilege levels.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240509&DB=EPODOC&CC=US&NR=2024152658A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240509&DB=EPODOC&CC=US&NR=2024152658A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>DJADI, Younes</creatorcontrib><creatorcontrib>DAI, Xingdong</creatorcontrib><creatorcontrib>BUCHANAN, Nathan</creatorcontrib><creatorcontrib>HEMKUMAR, Nariankadu D</creatorcontrib><title>SYSTEMS AND METHODS FOR ACCESS PROTECTION OF SYSTEM PERIPHERALS</title><description>A system may include a plurality of processing cores, a target shared among the plurality of processing cores and coupled to the plurality of processing cores via a shared bus, and access control logic configured to, based on access configuration settings associated with the target, control access of requests from each of the plurality of processing cores based on a privilege level of each of the plurality of processing cores, in order to dynamically allocate and re-allocate the target among the plurality of processing cores in accordance with the privilege levels and to dynamically utilize the target in accordance with the privilege levels.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLAPjgwOcfUNVnD0c1HwdQ3x8HcJVnDzD1JwdHZ2DQ5WCAjyD3F1DvH091Pwd1OAKFYIcA3yDPBwDXL0CeZhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGRiaGpkZmphaOhsbEqQIASKgrmA</recordid><startdate>20240509</startdate><enddate>20240509</enddate><creator>DJADI, Younes</creator><creator>DAI, Xingdong</creator><creator>BUCHANAN, Nathan</creator><creator>HEMKUMAR, Nariankadu D</creator><scope>EVB</scope></search><sort><creationdate>20240509</creationdate><title>SYSTEMS AND METHODS FOR ACCESS PROTECTION OF SYSTEM PERIPHERALS</title><author>DJADI, Younes ; DAI, Xingdong ; BUCHANAN, Nathan ; HEMKUMAR, Nariankadu D</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2024152658A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>DJADI, Younes</creatorcontrib><creatorcontrib>DAI, Xingdong</creatorcontrib><creatorcontrib>BUCHANAN, Nathan</creatorcontrib><creatorcontrib>HEMKUMAR, Nariankadu D</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>DJADI, Younes</au><au>DAI, Xingdong</au><au>BUCHANAN, Nathan</au><au>HEMKUMAR, Nariankadu D</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SYSTEMS AND METHODS FOR ACCESS PROTECTION OF SYSTEM PERIPHERALS</title><date>2024-05-09</date><risdate>2024</risdate><abstract>A system may include a plurality of processing cores, a target shared among the plurality of processing cores and coupled to the plurality of processing cores via a shared bus, and access control logic configured to, based on access configuration settings associated with the target, control access of requests from each of the plurality of processing cores based on a privilege level of each of the plurality of processing cores, in order to dynamically allocate and re-allocate the target among the plurality of processing cores in accordance with the privilege levels and to dynamically utilize the target in accordance with the privilege levels.</abstract><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng
recordid	cdi_epo_espacenet_US2024152658A1
source	esp@cenet
subjects	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
title	SYSTEMS AND METHODS FOR ACCESS PROTECTION OF SYSTEM PERIPHERALS
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-27T05%3A11%3A09IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=DJADI,%20Younes&rft.date=2024-05-09&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2024152658A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true