SEMICONDUCTOR DEVICE HAVING WORD LINE EMBEDDED IN GATE TRENCH

An apparatus that includes a semiconductor substrate having first and second gate trenches arranged in parallel and extending in a first direction, and first and second gate electrodes embedded in the first and second gate trenches, respectively, via a gate insulating film. Each of the first and sec...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Fujimoto, Toshiyasu, Matsumoto, Yoshihiro
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Fujimoto, Toshiyasu
Matsumoto, Yoshihiro
description An apparatus that includes a semiconductor substrate having first and second gate trenches arranged in parallel and extending in a first direction, and first and second gate electrodes embedded in the first and second gate trenches, respectively, via a gate insulating film. Each of the first and second gate electrodes includes a first conductive film located at a bottom of the respective first and second gate trenches and a second conductive film stacked on the first conductive film. The second conductive film included in a first portion of the second gate electrode is thinner than the second conductive film included in a first portion of the first gate electrode which is arranged adjacently to the first portion of the second gate electrode in a second direction crossing to the first direction. The second conductive film is lower in work function than the first conductive film.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2024147699A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2024147699A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2024147699A13</originalsourceid><addsrcrecordid>eNrjZLANdvX1dPb3cwl1DvEPUnBxDfN0dlXwcAzz9HNXCPcPclHw8fRzVXD1dXJ1cXF1UfD0U3B3DHFVCAly9XP24GFgTUvMKU7lhdLcDMpuriHOHrqpBfnxqcUFicmpeakl8aHBRgZGJoYm5maWlo6GxsSpAgC4YCqG</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SEMICONDUCTOR DEVICE HAVING WORD LINE EMBEDDED IN GATE TRENCH</title><source>esp@cenet</source><creator>Fujimoto, Toshiyasu ; Matsumoto, Yoshihiro</creator><creatorcontrib>Fujimoto, Toshiyasu ; Matsumoto, Yoshihiro</creatorcontrib><description>An apparatus that includes a semiconductor substrate having first and second gate trenches arranged in parallel and extending in a first direction, and first and second gate electrodes embedded in the first and second gate trenches, respectively, via a gate insulating film. Each of the first and second gate electrodes includes a first conductive film located at a bottom of the respective first and second gate trenches and a second conductive film stacked on the first conductive film. The second conductive film included in a first portion of the second gate electrode is thinner than the second conductive film included in a first portion of the first gate electrode which is arranged adjacently to the first portion of the second gate electrode in a second direction crossing to the first direction. The second conductive film is lower in work function than the first conductive film.</description><language>eng</language><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240502&amp;DB=EPODOC&amp;CC=US&amp;NR=2024147699A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240502&amp;DB=EPODOC&amp;CC=US&amp;NR=2024147699A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Fujimoto, Toshiyasu</creatorcontrib><creatorcontrib>Matsumoto, Yoshihiro</creatorcontrib><title>SEMICONDUCTOR DEVICE HAVING WORD LINE EMBEDDED IN GATE TRENCH</title><description>An apparatus that includes a semiconductor substrate having first and second gate trenches arranged in parallel and extending in a first direction, and first and second gate electrodes embedded in the first and second gate trenches, respectively, via a gate insulating film. Each of the first and second gate electrodes includes a first conductive film located at a bottom of the respective first and second gate trenches and a second conductive film stacked on the first conductive film. The second conductive film included in a first portion of the second gate electrode is thinner than the second conductive film included in a first portion of the first gate electrode which is arranged adjacently to the first portion of the second gate electrode in a second direction crossing to the first direction. The second conductive film is lower in work function than the first conductive film.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLANdvX1dPb3cwl1DvEPUnBxDfN0dlXwcAzz9HNXCPcPclHw8fRzVXD1dXJ1cXF1UfD0U3B3DHFVCAly9XP24GFgTUvMKU7lhdLcDMpuriHOHrqpBfnxqcUFicmpeakl8aHBRgZGJoYm5maWlo6GxsSpAgC4YCqG</recordid><startdate>20240502</startdate><enddate>20240502</enddate><creator>Fujimoto, Toshiyasu</creator><creator>Matsumoto, Yoshihiro</creator><scope>EVB</scope></search><sort><creationdate>20240502</creationdate><title>SEMICONDUCTOR DEVICE HAVING WORD LINE EMBEDDED IN GATE TRENCH</title><author>Fujimoto, Toshiyasu ; Matsumoto, Yoshihiro</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2024147699A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Fujimoto, Toshiyasu</creatorcontrib><creatorcontrib>Matsumoto, Yoshihiro</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Fujimoto, Toshiyasu</au><au>Matsumoto, Yoshihiro</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SEMICONDUCTOR DEVICE HAVING WORD LINE EMBEDDED IN GATE TRENCH</title><date>2024-05-02</date><risdate>2024</risdate><abstract>An apparatus that includes a semiconductor substrate having first and second gate trenches arranged in parallel and extending in a first direction, and first and second gate electrodes embedded in the first and second gate trenches, respectively, via a gate insulating film. Each of the first and second gate electrodes includes a first conductive film located at a bottom of the respective first and second gate trenches and a second conductive film stacked on the first conductive film. The second conductive film included in a first portion of the second gate electrode is thinner than the second conductive film included in a first portion of the first gate electrode which is arranged adjacently to the first portion of the second gate electrode in a second direction crossing to the first direction. The second conductive film is lower in work function than the first conductive film.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2024147699A1
source esp@cenet
title SEMICONDUCTOR DEVICE HAVING WORD LINE EMBEDDED IN GATE TRENCH
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-25T20%3A34%3A47IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Fujimoto,%20Toshiyasu&rft.date=2024-05-02&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2024147699A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true