THREE-DIMENSIONAL MEMORY DEVICE AND METHOD OF MAKING THEREOF USING ETCH STOP STRUCTURES LOCATED BETWEEN TIERS

THREE-DIMENSIONAL MEMORY DEVICE AND METHOD OF MAKING THEREOF USING ETCH STOP STRUCTURES LOCATED BETWEEN TIERS

A etch stop structure is formed a sacrificial memory opening fill structure formed within a first-tier memory opening vertically extending through a first-tier alternating stack of first insulating layers and first spacer material layers. The etch stop structure may include a conductive etch stop pl...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: TITUS, Monica, ZHOU, Bing, MAKALA, Raghuveer S, KANAKAMEDALA, Senaka, SHARANGPANI, Rahul
Format: Patent
Sprache:eng
Schlagworte:
BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
INFORMATION STORAGE
PHYSICS
SEMICONDUCTOR DEVICES
STATIC STORES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator TITUS, Monica
ZHOU, Bing
MAKALA, Raghuveer S
KANAKAMEDALA, Senaka
SHARANGPANI, Rahul
description A etch stop structure is formed a sacrificial memory opening fill structure formed within a first-tier memory opening vertically extending through a first-tier alternating stack of first insulating layers and first spacer material layers. The etch stop structure may include a conductive etch stop plate that is formed over a sacrificial memory opening fill material portion inside the first-tier memory opening, or may include a semiconductor plug which is selectively grown from sidewalls of an etch stop semiconductor material layer that is formed over the first-tier alternating stack. A second-tier alternating stack of second insulating layers and second spacer material layers is formed over the first-tier alternating stack and the etch stop structure.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2024138151A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2024138151A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2024138151A13</originalsourceid><addsrcrecordid>eNqNi8sKwjAURLtxIeo_XHBdMK1CtzG5NcEmkeRGcVWKxJWPQv1_bMEPcDPDOczMsycpj5hLbdAG7SxvwKBx_goSz1ogcCtHQ8pJcDUYftT2AKTQ44gxTIQkFARypzF8FBQ9Bmic4IQS9kgXRAuk0YdlNrt3jyGtfr3I1vX0zlP_btPQd7f0Sp82hmJTbFlZsR3jrPxv9QUK4zft</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>THREE-DIMENSIONAL MEMORY DEVICE AND METHOD OF MAKING THEREOF USING ETCH STOP STRUCTURES LOCATED BETWEEN TIERS</title><source>esp@cenet</source><creator>TITUS, Monica ; ZHOU, Bing ; MAKALA, Raghuveer S ; KANAKAMEDALA, Senaka ; SHARANGPANI, Rahul</creator><creatorcontrib>TITUS, Monica ; ZHOU, Bing ; MAKALA, Raghuveer S ; KANAKAMEDALA, Senaka ; SHARANGPANI, Rahul</creatorcontrib><description>A etch stop structure is formed a sacrificial memory opening fill structure formed within a first-tier memory opening vertically extending through a first-tier alternating stack of first insulating layers and first spacer material layers. The etch stop structure may include a conductive etch stop plate that is formed over a sacrificial memory opening fill material portion inside the first-tier memory opening, or may include a semiconductor plug which is selectively grown from sidewalls of an etch stop semiconductor material layer that is formed over the first-tier alternating stack. A second-tier alternating stack of second insulating layers and second spacer material layers is formed over the first-tier alternating stack and the etch stop structure.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; INFORMATION STORAGE ; PHYSICS ; SEMICONDUCTOR DEVICES ; STATIC STORES</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240425&amp;DB=EPODOC&amp;CC=US&amp;NR=2024138151A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240425&amp;DB=EPODOC&amp;CC=US&amp;NR=2024138151A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>TITUS, Monica</creatorcontrib><creatorcontrib>ZHOU, Bing</creatorcontrib><creatorcontrib>MAKALA, Raghuveer S</creatorcontrib><creatorcontrib>KANAKAMEDALA, Senaka</creatorcontrib><creatorcontrib>SHARANGPANI, Rahul</creatorcontrib><title>THREE-DIMENSIONAL MEMORY DEVICE AND METHOD OF MAKING THEREOF USING ETCH STOP STRUCTURES LOCATED BETWEEN TIERS</title><description>A etch stop structure is formed a sacrificial memory opening fill structure formed within a first-tier memory opening vertically extending through a first-tier alternating stack of first insulating layers and first spacer material layers. The etch stop structure may include a conductive etch stop plate that is formed over a sacrificial memory opening fill material portion inside the first-tier memory opening, or may include a semiconductor plug which is selectively grown from sidewalls of an etch stop semiconductor material layer that is formed over the first-tier alternating stack. A second-tier alternating stack of second insulating layers and second spacer material layers is formed over the first-tier alternating stack and the etch stop structure.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>SEMICONDUCTOR DEVICES</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNi8sKwjAURLtxIeo_XHBdMK1CtzG5NcEmkeRGcVWKxJWPQv1_bMEPcDPDOczMsycpj5hLbdAG7SxvwKBx_goSz1ogcCtHQ8pJcDUYftT2AKTQ44gxTIQkFARypzF8FBQ9Bmic4IQS9kgXRAuk0YdlNrt3jyGtfr3I1vX0zlP_btPQd7f0Sp82hmJTbFlZsR3jrPxv9QUK4zft</recordid><startdate>20240425</startdate><enddate>20240425</enddate><creator>TITUS, Monica</creator><creator>ZHOU, Bing</creator><creator>MAKALA, Raghuveer S</creator><creator>KANAKAMEDALA, Senaka</creator><creator>SHARANGPANI, Rahul</creator><scope>EVB</scope></search><sort><creationdate>20240425</creationdate><title>THREE-DIMENSIONAL MEMORY DEVICE AND METHOD OF MAKING THEREOF USING ETCH STOP STRUCTURES LOCATED BETWEEN TIERS</title><author>TITUS, Monica ; ZHOU, Bing ; MAKALA, Raghuveer S ; KANAKAMEDALA, Senaka ; SHARANGPANI, Rahul</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2024138151A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>SEMICONDUCTOR DEVICES</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>TITUS, Monica</creatorcontrib><creatorcontrib>ZHOU, Bing</creatorcontrib><creatorcontrib>MAKALA, Raghuveer S</creatorcontrib><creatorcontrib>KANAKAMEDALA, Senaka</creatorcontrib><creatorcontrib>SHARANGPANI, Rahul</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>TITUS, Monica</au><au>ZHOU, Bing</au><au>MAKALA, Raghuveer S</au><au>KANAKAMEDALA, Senaka</au><au>SHARANGPANI, Rahul</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>THREE-DIMENSIONAL MEMORY DEVICE AND METHOD OF MAKING THEREOF USING ETCH STOP STRUCTURES LOCATED BETWEEN TIERS</title><date>2024-04-25</date><risdate>2024</risdate><abstract>A etch stop structure is formed a sacrificial memory opening fill structure formed within a first-tier memory opening vertically extending through a first-tier alternating stack of first insulating layers and first spacer material layers. The etch stop structure may include a conductive etch stop plate that is formed over a sacrificial memory opening fill material portion inside the first-tier memory opening, or may include a semiconductor plug which is selectively grown from sidewalls of an etch stop semiconductor material layer that is formed over the first-tier alternating stack. A second-tier alternating stack of second insulating layers and second spacer material layers is formed over the first-tier alternating stack and the etch stop structure.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2024138151A1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
INFORMATION STORAGE
PHYSICS
SEMICONDUCTOR DEVICES
STATIC STORES
title THREE-DIMENSIONAL MEMORY DEVICE AND METHOD OF MAKING THEREOF USING ETCH STOP STRUCTURES LOCATED BETWEEN TIERS
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-09T05%3A23%3A57IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=TITUS,%20Monica&rft.date=2024-04-25&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2024138151A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true