METHODS AND APPARATUS TO PROVIDE AN EFFICIENT SAFETY MECHANISM FOR SIGNAL PROCESSING HARDWARE
Systems and articles of manufacture provide an efficient safety mechanism for signal processing hardware. An example system includes a hardware accelerators, including a first hardware accelerator, and a second hardware accelerator coupled to the first hardware accelerator. Each of the first and sec...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Mody, Mihir Narendra Sanghvi, Hetul Nandan, Niraj Koul, Manoj |
| description | Systems and articles of manufacture provide an efficient safety mechanism for signal processing hardware. An example system includes a hardware accelerators, including a first hardware accelerator, and a second hardware accelerator coupled to the first hardware accelerator. Each of the first and second hardware accelerators includes a protected memory and an unprotected memory, and at least one of the hardware accelerators has an outlier filter. The system also includes a memory coupled to the hardware accelerators; and interface protectors, including a first interface protector coupled between the first hardware accelerator and the memory; a second interface protector coupled between the first hardware accelerator, the memory, and the second hardware accelerator; and a third interface protector coupled between the second hardware accelerator and the memory. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2024104922A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2024104922A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2024104922A13</originalsourceid><addsrcrecordid>eNqNi7EKwjAUALs4iPoPD5yFNnZxfCQvTcAkJS9VHKQUiZNoof4_VvADnG64u2VxdZRMUAzoFWDbYsTUMaQAbQwnq2gWQFpbacknYNSULuBIGvSWHegQgW3j8fgdJDFb34DBqM4YaV0s7sNjypsfV8V2_qXZ5fHV52kcbvmZ333HohR1VdYHIbDa_1d9AKNsM20</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>METHODS AND APPARATUS TO PROVIDE AN EFFICIENT SAFETY MECHANISM FOR SIGNAL PROCESSING HARDWARE</title><source>esp@cenet</source><creator>Mody, Mihir Narendra ; Sanghvi, Hetul ; Nandan, Niraj ; Koul, Manoj</creator><creatorcontrib>Mody, Mihir Narendra ; Sanghvi, Hetul ; Nandan, Niraj ; Koul, Manoj</creatorcontrib><description>Systems and articles of manufacture provide an efficient safety mechanism for signal processing hardware. An example system includes a hardware accelerators, including a first hardware accelerator, and a second hardware accelerator coupled to the first hardware accelerator. Each of the first and second hardware accelerators includes a protected memory and an unprotected memory, and at least one of the hardware accelerators has an outlier filter. The system also includes a memory coupled to the hardware accelerators; and interface protectors, including a first interface protector coupled between the first hardware accelerator and the memory; a second interface protector coupled between the first hardware accelerator, the memory, and the second hardware accelerator; and a third interface protector coupled between the second hardware accelerator and the memory.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; IMAGE DATA PROCESSING OR GENERATION, IN GENERAL ; PHYSICS</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240328&DB=EPODOC&CC=US&NR=2024104922A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240328&DB=EPODOC&CC=US&NR=2024104922A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Mody, Mihir Narendra</creatorcontrib><creatorcontrib>Sanghvi, Hetul</creatorcontrib><creatorcontrib>Nandan, Niraj</creatorcontrib><creatorcontrib>Koul, Manoj</creatorcontrib><title>METHODS AND APPARATUS TO PROVIDE AN EFFICIENT SAFETY MECHANISM FOR SIGNAL PROCESSING HARDWARE</title><description>Systems and articles of manufacture provide an efficient safety mechanism for signal processing hardware. An example system includes a hardware accelerators, including a first hardware accelerator, and a second hardware accelerator coupled to the first hardware accelerator. Each of the first and second hardware accelerators includes a protected memory and an unprotected memory, and at least one of the hardware accelerators has an outlier filter. The system also includes a memory coupled to the hardware accelerators; and interface protectors, including a first interface protector coupled between the first hardware accelerator and the memory; a second interface protector coupled between the first hardware accelerator, the memory, and the second hardware accelerator; and a third interface protector coupled between the second hardware accelerator and the memory.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>IMAGE DATA PROCESSING OR GENERATION, IN GENERAL</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNi7EKwjAUALs4iPoPD5yFNnZxfCQvTcAkJS9VHKQUiZNoof4_VvADnG64u2VxdZRMUAzoFWDbYsTUMaQAbQwnq2gWQFpbacknYNSULuBIGvSWHegQgW3j8fgdJDFb34DBqM4YaV0s7sNjypsfV8V2_qXZ5fHV52kcbvmZ333HohR1VdYHIbDa_1d9AKNsM20</recordid><startdate>20240328</startdate><enddate>20240328</enddate><creator>Mody, Mihir Narendra</creator><creator>Sanghvi, Hetul</creator><creator>Nandan, Niraj</creator><creator>Koul, Manoj</creator><scope>EVB</scope></search><sort><creationdate>20240328</creationdate><title>METHODS AND APPARATUS TO PROVIDE AN EFFICIENT SAFETY MECHANISM FOR SIGNAL PROCESSING HARDWARE</title><author>Mody, Mihir Narendra ; Sanghvi, Hetul ; Nandan, Niraj ; Koul, Manoj</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2024104922A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>IMAGE DATA PROCESSING OR GENERATION, IN GENERAL</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>Mody, Mihir Narendra</creatorcontrib><creatorcontrib>Sanghvi, Hetul</creatorcontrib><creatorcontrib>Nandan, Niraj</creatorcontrib><creatorcontrib>Koul, Manoj</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Mody, Mihir Narendra</au><au>Sanghvi, Hetul</au><au>Nandan, Niraj</au><au>Koul, Manoj</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>METHODS AND APPARATUS TO PROVIDE AN EFFICIENT SAFETY MECHANISM FOR SIGNAL PROCESSING HARDWARE</title><date>2024-03-28</date><risdate>2024</risdate><abstract>Systems and articles of manufacture provide an efficient safety mechanism for signal processing hardware. An example system includes a hardware accelerators, including a first hardware accelerator, and a second hardware accelerator coupled to the first hardware accelerator. Each of the first and second hardware accelerators includes a protected memory and an unprotected memory, and at least one of the hardware accelerators has an outlier filter. The system also includes a memory coupled to the hardware accelerators; and interface protectors, including a first interface protector coupled between the first hardware accelerator and the memory; a second interface protector coupled between the first hardware accelerator, the memory, and the second hardware accelerator; and a third interface protector coupled between the second hardware accelerator and the memory.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2024104922A1 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING IMAGE DATA PROCESSING OR GENERATION, IN GENERAL PHYSICS |
| title | METHODS AND APPARATUS TO PROVIDE AN EFFICIENT SAFETY MECHANISM FOR SIGNAL PROCESSING HARDWARE |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-05T09%3A20%3A19IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Mody,%20Mihir%20Narendra&rft.date=2024-03-28&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2024104922A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |