TASK SCHEDULING METHOD AND SYSTEM, AND HARDWARE TASK SCHEDULER

A task scheduling method and system, and a hardware task scheduler are disclosed, and pertain to the field of computer technologies. The hardware task scheduler provides task scheduling for a central processing unit CPU core to select a candidate task. After selecting the candidate task, the CPU cor...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: WANG, Rui, SHI, Jiyuan, ZHOU, Daijin, XIONG, Jie, ZHANG, Mingli
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator WANG, Rui
SHI, Jiyuan
ZHOU, Daijin
XIONG, Jie
ZHANG, Mingli
description A task scheduling method and system, and a hardware task scheduler are disclosed, and pertain to the field of computer technologies. The hardware task scheduler provides task scheduling for a central processing unit CPU core to select a candidate task. After selecting the candidate task, the CPU core actively sends metadata of the candidate task to a first storage area, and actively sends a context of the candidate task to a cache, where the first storage area is located in storage space whose access speed is higher than that of a memory. When performing task switching, the CPU core reads the metadata of the candidate task from the first storage area, and reads the context of the candidate task from the cache. In this way, latency of obtaining the metadata and the context of the candidate task by the CPU core is reduced, and low-latency task switching is implemented.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2024103913A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2024103913A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2024103913A13</originalsourceid><addsrcrecordid>eNrjZLALcQz2Vgh29nB1CfXx9HNX8HUN8fB3UXD0c1EIjgwOcfXVAbM9HINcwh2DXBWQ1bsG8TCwpiXmFKfyQmluBmU31xBnD93Ugvz41OKCxOTUvNSS-NBgIwMjE0MDY0tDY0dDY-JUAQDf5Sq8</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>TASK SCHEDULING METHOD AND SYSTEM, AND HARDWARE TASK SCHEDULER</title><source>esp@cenet</source><creator>WANG, Rui ; SHI, Jiyuan ; ZHOU, Daijin ; XIONG, Jie ; ZHANG, Mingli</creator><creatorcontrib>WANG, Rui ; SHI, Jiyuan ; ZHOU, Daijin ; XIONG, Jie ; ZHANG, Mingli</creatorcontrib><description>A task scheduling method and system, and a hardware task scheduler are disclosed, and pertain to the field of computer technologies. The hardware task scheduler provides task scheduling for a central processing unit CPU core to select a candidate task. After selecting the candidate task, the CPU core actively sends metadata of the candidate task to a first storage area, and actively sends a context of the candidate task to a cache, where the first storage area is located in storage space whose access speed is higher than that of a memory. When performing task switching, the CPU core reads the metadata of the candidate task from the first storage area, and reads the context of the candidate task from the cache. In this way, latency of obtaining the metadata and the context of the candidate task by the CPU core is reduced, and low-latency task switching is implemented.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240328&amp;DB=EPODOC&amp;CC=US&amp;NR=2024103913A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240328&amp;DB=EPODOC&amp;CC=US&amp;NR=2024103913A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>WANG, Rui</creatorcontrib><creatorcontrib>SHI, Jiyuan</creatorcontrib><creatorcontrib>ZHOU, Daijin</creatorcontrib><creatorcontrib>XIONG, Jie</creatorcontrib><creatorcontrib>ZHANG, Mingli</creatorcontrib><title>TASK SCHEDULING METHOD AND SYSTEM, AND HARDWARE TASK SCHEDULER</title><description>A task scheduling method and system, and a hardware task scheduler are disclosed, and pertain to the field of computer technologies. The hardware task scheduler provides task scheduling for a central processing unit CPU core to select a candidate task. After selecting the candidate task, the CPU core actively sends metadata of the candidate task to a first storage area, and actively sends a context of the candidate task to a cache, where the first storage area is located in storage space whose access speed is higher than that of a memory. When performing task switching, the CPU core reads the metadata of the candidate task from the first storage area, and reads the context of the candidate task from the cache. In this way, latency of obtaining the metadata and the context of the candidate task by the CPU core is reduced, and low-latency task switching is implemented.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLALcQz2Vgh29nB1CfXx9HNX8HUN8fB3UXD0c1EIjgwOcfXVAbM9HINcwh2DXBWQ1bsG8TCwpiXmFKfyQmluBmU31xBnD93Ugvz41OKCxOTUvNSS-NBgIwMjE0MDY0tDY0dDY-JUAQDf5Sq8</recordid><startdate>20240328</startdate><enddate>20240328</enddate><creator>WANG, Rui</creator><creator>SHI, Jiyuan</creator><creator>ZHOU, Daijin</creator><creator>XIONG, Jie</creator><creator>ZHANG, Mingli</creator><scope>EVB</scope></search><sort><creationdate>20240328</creationdate><title>TASK SCHEDULING METHOD AND SYSTEM, AND HARDWARE TASK SCHEDULER</title><author>WANG, Rui ; SHI, Jiyuan ; ZHOU, Daijin ; XIONG, Jie ; ZHANG, Mingli</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2024103913A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>WANG, Rui</creatorcontrib><creatorcontrib>SHI, Jiyuan</creatorcontrib><creatorcontrib>ZHOU, Daijin</creatorcontrib><creatorcontrib>XIONG, Jie</creatorcontrib><creatorcontrib>ZHANG, Mingli</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>WANG, Rui</au><au>SHI, Jiyuan</au><au>ZHOU, Daijin</au><au>XIONG, Jie</au><au>ZHANG, Mingli</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>TASK SCHEDULING METHOD AND SYSTEM, AND HARDWARE TASK SCHEDULER</title><date>2024-03-28</date><risdate>2024</risdate><abstract>A task scheduling method and system, and a hardware task scheduler are disclosed, and pertain to the field of computer technologies. The hardware task scheduler provides task scheduling for a central processing unit CPU core to select a candidate task. After selecting the candidate task, the CPU core actively sends metadata of the candidate task to a first storage area, and actively sends a context of the candidate task to a cache, where the first storage area is located in storage space whose access speed is higher than that of a memory. When performing task switching, the CPU core reads the metadata of the candidate task from the first storage area, and reads the context of the candidate task from the cache. In this way, latency of obtaining the metadata and the context of the candidate task by the CPU core is reduced, and low-latency task switching is implemented.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2024103913A1
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title TASK SCHEDULING METHOD AND SYSTEM, AND HARDWARE TASK SCHEDULER
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-06T14%3A53%3A52IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=WANG,%20Rui&rft.date=2024-03-28&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2024103913A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true