ERROR DETECTION, CORRECTION, AND MEDIA MANAGEMENT ON A CXL TYPE 3 DEVICE

In a memory controller system, a system and method to identify memory errors which may require soft package repair or hard package repair to rows of DRAM memory. When data is written to a row of DRAM, the data is immediately and automatically read back and scanned for bit errors. If bit errors are i...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Gailey, Adam D, Hendrix, Greg S, Lal, Ankush, Shenoy, Kirthi, Majumdar, Amitava, Nagendrakumar, Anandhavel, Ross, Frank F, Caraccio, Danilo, Patel, Krunal
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Gailey, Adam D
Hendrix, Greg S
Lal, Ankush
Shenoy, Kirthi
Majumdar, Amitava
Nagendrakumar, Anandhavel
Ross, Frank F
Caraccio, Danilo
Patel, Krunal
description In a memory controller system, a system and method to identify memory errors which may require soft package repair or hard package repair to rows of DRAM memory. When data is written to a row of DRAM, the data is immediately and automatically read back and scanned for bit errors. If bit errors are identified, the data is corrected and written back to the same memory location. The memory location is re-read. If bit errors are again identified, the memory location is marked for soft or hard repair. If, upon rereading the memory location, additional bit errors are identified, a historical record of memory errors is reviewed to determine if bit errors have occurred previously at the same memory location. If yes, the memory location is again marked for a soft post package repair or a hard post package repair.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2024095120A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2024095120A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2024095120A13</originalsourceid><addsrcrecordid>eNrjZPBwDQryD1JwcQ1xdQ7x9PfTUXD2DwqCsR39XBR8XV08HRV8Hf0c3V19Xf1CFPz9FBwVnCN8FEIiA1wVjIF6wzydXXkYWNMSc4pTeaE0N4Oym2uIs4duakF-fGpxQWJyal5qSXxosJGBkYmBpamhkYGjoTFxqgBcJCzo</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>ERROR DETECTION, CORRECTION, AND MEDIA MANAGEMENT ON A CXL TYPE 3 DEVICE</title><source>esp@cenet</source><creator>Gailey, Adam D ; Hendrix, Greg S ; Lal, Ankush ; Shenoy, Kirthi ; Majumdar, Amitava ; Nagendrakumar, Anandhavel ; Ross, Frank F ; Caraccio, Danilo ; Patel, Krunal</creator><creatorcontrib>Gailey, Adam D ; Hendrix, Greg S ; Lal, Ankush ; Shenoy, Kirthi ; Majumdar, Amitava ; Nagendrakumar, Anandhavel ; Ross, Frank F ; Caraccio, Danilo ; Patel, Krunal</creatorcontrib><description>In a memory controller system, a system and method to identify memory errors which may require soft package repair or hard package repair to rows of DRAM memory. When data is written to a row of DRAM, the data is immediately and automatically read back and scanned for bit errors. If bit errors are identified, the data is corrected and written back to the same memory location. The memory location is re-read. If bit errors are again identified, the memory location is marked for soft or hard repair. If, upon rereading the memory location, additional bit errors are identified, a historical record of memory errors is reviewed to determine if bit errors have occurred previously at the same memory location. If yes, the memory location is again marked for a soft post package repair or a hard post package repair.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240321&amp;DB=EPODOC&amp;CC=US&amp;NR=2024095120A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240321&amp;DB=EPODOC&amp;CC=US&amp;NR=2024095120A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Gailey, Adam D</creatorcontrib><creatorcontrib>Hendrix, Greg S</creatorcontrib><creatorcontrib>Lal, Ankush</creatorcontrib><creatorcontrib>Shenoy, Kirthi</creatorcontrib><creatorcontrib>Majumdar, Amitava</creatorcontrib><creatorcontrib>Nagendrakumar, Anandhavel</creatorcontrib><creatorcontrib>Ross, Frank F</creatorcontrib><creatorcontrib>Caraccio, Danilo</creatorcontrib><creatorcontrib>Patel, Krunal</creatorcontrib><title>ERROR DETECTION, CORRECTION, AND MEDIA MANAGEMENT ON A CXL TYPE 3 DEVICE</title><description>In a memory controller system, a system and method to identify memory errors which may require soft package repair or hard package repair to rows of DRAM memory. When data is written to a row of DRAM, the data is immediately and automatically read back and scanned for bit errors. If bit errors are identified, the data is corrected and written back to the same memory location. The memory location is re-read. If bit errors are again identified, the memory location is marked for soft or hard repair. If, upon rereading the memory location, additional bit errors are identified, a historical record of memory errors is reviewed to determine if bit errors have occurred previously at the same memory location. If yes, the memory location is again marked for a soft post package repair or a hard post package repair.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZPBwDQryD1JwcQ1xdQ7x9PfTUXD2DwqCsR39XBR8XV08HRV8Hf0c3V19Xf1CFPz9FBwVnCN8FEIiA1wVjIF6wzydXXkYWNMSc4pTeaE0N4Oym2uIs4duakF-fGpxQWJyal5qSXxosJGBkYmBpamhkYGjoTFxqgBcJCzo</recordid><startdate>20240321</startdate><enddate>20240321</enddate><creator>Gailey, Adam D</creator><creator>Hendrix, Greg S</creator><creator>Lal, Ankush</creator><creator>Shenoy, Kirthi</creator><creator>Majumdar, Amitava</creator><creator>Nagendrakumar, Anandhavel</creator><creator>Ross, Frank F</creator><creator>Caraccio, Danilo</creator><creator>Patel, Krunal</creator><scope>EVB</scope></search><sort><creationdate>20240321</creationdate><title>ERROR DETECTION, CORRECTION, AND MEDIA MANAGEMENT ON A CXL TYPE 3 DEVICE</title><author>Gailey, Adam D ; Hendrix, Greg S ; Lal, Ankush ; Shenoy, Kirthi ; Majumdar, Amitava ; Nagendrakumar, Anandhavel ; Ross, Frank F ; Caraccio, Danilo ; Patel, Krunal</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2024095120A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>Gailey, Adam D</creatorcontrib><creatorcontrib>Hendrix, Greg S</creatorcontrib><creatorcontrib>Lal, Ankush</creatorcontrib><creatorcontrib>Shenoy, Kirthi</creatorcontrib><creatorcontrib>Majumdar, Amitava</creatorcontrib><creatorcontrib>Nagendrakumar, Anandhavel</creatorcontrib><creatorcontrib>Ross, Frank F</creatorcontrib><creatorcontrib>Caraccio, Danilo</creatorcontrib><creatorcontrib>Patel, Krunal</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Gailey, Adam D</au><au>Hendrix, Greg S</au><au>Lal, Ankush</au><au>Shenoy, Kirthi</au><au>Majumdar, Amitava</au><au>Nagendrakumar, Anandhavel</au><au>Ross, Frank F</au><au>Caraccio, Danilo</au><au>Patel, Krunal</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>ERROR DETECTION, CORRECTION, AND MEDIA MANAGEMENT ON A CXL TYPE 3 DEVICE</title><date>2024-03-21</date><risdate>2024</risdate><abstract>In a memory controller system, a system and method to identify memory errors which may require soft package repair or hard package repair to rows of DRAM memory. When data is written to a row of DRAM, the data is immediately and automatically read back and scanned for bit errors. If bit errors are identified, the data is corrected and written back to the same memory location. The memory location is re-read. If bit errors are again identified, the memory location is marked for soft or hard repair. If, upon rereading the memory location, additional bit errors are identified, a historical record of memory errors is reviewed to determine if bit errors have occurred previously at the same memory location. If yes, the memory location is again marked for a soft post package repair or a hard post package repair.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2024095120A1
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title ERROR DETECTION, CORRECTION, AND MEDIA MANAGEMENT ON A CXL TYPE 3 DEVICE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-25T04%3A15%3A06IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Gailey,%20Adam%20D&rft.date=2024-03-21&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2024095120A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true