MEMORY SYSTEM AND CONTROL METHOD

MEMORY SYSTEM AND CONTROL METHOD

According to one embodiment, a memory system includes a nonvolatile memory to store data, a memory controller configured to perform data operations on the nonvolatile member, and a power circuit configured to receive external power and generate internal power to be supplied to the nonvolatile memory...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: KIMURA, Naoki, EGUCHI, Yohei
Format: Patent
Sprache:eng
Schlagworte:
INFORMATION STORAGE
PHYSICS
STATIC STORES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator KIMURA, Naoki
EGUCHI, Yohei
description According to one embodiment, a memory system includes a nonvolatile memory to store data, a memory controller configured to perform data operations on the nonvolatile member, and a power circuit configured to receive external power and generate internal power to be supplied to the nonvolatile memory and the memory controller. The memory controller is further configured to receive a request signal for disabling supply of the internal power for a first time period and disable the supply of the internal power from the power circuit in response to the request signal after a second time period elapses after reception of the request signal. The second time period is shorter than the first time period. The supply of the internal power from the power circuit resumes after the first time period elapses after the reception of the request signal.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2024087657A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2024087657A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2024087657A13</originalsourceid><addsrcrecordid>eNrjZFDwdfX1D4pUCI4MDnH1VXD0c1Fw9vcLCfL3AcqEePi78DCwpiXmFKfyQmluBmU31xBnD93Ugvz41OKCxOTUvNSS-NBgIwMjEwMLczNTc0dDY-JUAQCKxSMA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>MEMORY SYSTEM AND CONTROL METHOD</title><source>esp@cenet</source><creator>KIMURA, Naoki ; EGUCHI, Yohei</creator><creatorcontrib>KIMURA, Naoki ; EGUCHI, Yohei</creatorcontrib><description>According to one embodiment, a memory system includes a nonvolatile memory to store data, a memory controller configured to perform data operations on the nonvolatile member, and a power circuit configured to receive external power and generate internal power to be supplied to the nonvolatile memory and the memory controller. The memory controller is further configured to receive a request signal for disabling supply of the internal power for a first time period and disable the supply of the internal power from the power circuit in response to the request signal after a second time period elapses after reception of the request signal. The second time period is shorter than the first time period. The supply of the internal power from the power circuit resumes after the first time period elapses after the reception of the request signal.</description><language>eng</language><subject>INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240314&amp;DB=EPODOC&amp;CC=US&amp;NR=2024087657A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240314&amp;DB=EPODOC&amp;CC=US&amp;NR=2024087657A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KIMURA, Naoki</creatorcontrib><creatorcontrib>EGUCHI, Yohei</creatorcontrib><title>MEMORY SYSTEM AND CONTROL METHOD</title><description>According to one embodiment, a memory system includes a nonvolatile memory to store data, a memory controller configured to perform data operations on the nonvolatile member, and a power circuit configured to receive external power and generate internal power to be supplied to the nonvolatile memory and the memory controller. The memory controller is further configured to receive a request signal for disabling supply of the internal power for a first time period and disable the supply of the internal power from the power circuit in response to the request signal after a second time period elapses after reception of the request signal. The second time period is shorter than the first time period. The supply of the internal power from the power circuit resumes after the first time period elapses after the reception of the request signal.</description><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFDwdfX1D4pUCI4MDnH1VXD0c1Fw9vcLCfL3AcqEePi78DCwpiXmFKfyQmluBmU31xBnD93Ugvz41OKCxOTUvNSS-NBgIwMjEwMLczNTc0dDY-JUAQCKxSMA</recordid><startdate>20240314</startdate><enddate>20240314</enddate><creator>KIMURA, Naoki</creator><creator>EGUCHI, Yohei</creator><scope>EVB</scope></search><sort><creationdate>20240314</creationdate><title>MEMORY SYSTEM AND CONTROL METHOD</title><author>KIMURA, Naoki ; EGUCHI, Yohei</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2024087657A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>KIMURA, Naoki</creatorcontrib><creatorcontrib>EGUCHI, Yohei</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KIMURA, Naoki</au><au>EGUCHI, Yohei</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>MEMORY SYSTEM AND CONTROL METHOD</title><date>2024-03-14</date><risdate>2024</risdate><abstract>According to one embodiment, a memory system includes a nonvolatile memory to store data, a memory controller configured to perform data operations on the nonvolatile member, and a power circuit configured to receive external power and generate internal power to be supplied to the nonvolatile memory and the memory controller. The memory controller is further configured to receive a request signal for disabling supply of the internal power for a first time period and disable the supply of the internal power from the power circuit in response to the request signal after a second time period elapses after reception of the request signal. The second time period is shorter than the first time period. The supply of the internal power from the power circuit resumes after the first time period elapses after the reception of the request signal.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2024087657A1
source esp@cenet
subjects INFORMATION STORAGE
PHYSICS
STATIC STORES
title MEMORY SYSTEM AND CONTROL METHOD
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-26T08%3A31%3A52IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KIMURA,%20Naoki&rft.date=2024-03-14&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2024087657A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true