DISPLAY PANEL AND METHOD OF MANUFACTURING THE SAME

DISPLAY PANEL AND METHOD OF MANUFACTURING THE SAME

A display panel includes a base substrate, a transistor disposed on the base substrate and including a semiconductor pattern including a source area, a drain area, and an active area, a gate insulating pattern layer disposed on the semiconductor pattern, and a gate electrode disposed on the gate ins...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: KIM, HYUN, CHOI, SEUNG-HA, KIM, SHOYEON, KIM, SEUL-KI, YOON, KAP SOO, LEE, JAEHYUN
Format: Patent
Sprache:eng
Schlagworte:
ELECTRICITY
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator KIM, HYUN
CHOI, SEUNG-HA
KIM, SHOYEON
KIM, SEUL-KI
YOON, KAP SOO
LEE, JAEHYUN
description A display panel includes a base substrate, a transistor disposed on the base substrate and including a semiconductor pattern including a source area, a drain area, and an active area, a gate insulating pattern layer disposed on the semiconductor pattern, and a gate electrode disposed on the gate insulating pattern, and connection electrodes disposed on the gate insulating pattern layer and connected to the semiconductor pattern through contact holes, respectively. The gate insulating pattern layer includes a first portion overlapping at least one of the source area and the drain area and a second portion extending from the first portion. A thickness of the first portion is equal to or smaller than about 50% of a thickness of the second portion.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2024065045A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2024065045A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2024065045A13</originalsourceid><addsrcrecordid>eNrjZDBy8QwO8HGMVAhw9HP1UXD0c1HwdQ3x8HdR8HdT8HX0C3VzdA4JDfL0c1cI8XBVCHb0deVhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGRiYGZqYGJqaOhsbEqQIA8aUnbw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>DISPLAY PANEL AND METHOD OF MANUFACTURING THE SAME</title><source>esp@cenet</source><creator>KIM, HYUN ; CHOI, SEUNG-HA ; KIM, SHOYEON ; KIM, SEUL-KI ; YOON, KAP SOO ; LEE, JAEHYUN</creator><creatorcontrib>KIM, HYUN ; CHOI, SEUNG-HA ; KIM, SHOYEON ; KIM, SEUL-KI ; YOON, KAP SOO ; LEE, JAEHYUN</creatorcontrib><description>A display panel includes a base substrate, a transistor disposed on the base substrate and including a semiconductor pattern including a source area, a drain area, and an active area, a gate insulating pattern layer disposed on the semiconductor pattern, and a gate electrode disposed on the gate insulating pattern, and connection electrodes disposed on the gate insulating pattern layer and connected to the semiconductor pattern through contact holes, respectively. The gate insulating pattern layer includes a first portion overlapping at least one of the source area and the drain area and a second portion extending from the first portion. A thickness of the first portion is equal to or smaller than about 50% of a thickness of the second portion.</description><language>eng</language><subject>ELECTRICITY</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240222&amp;DB=EPODOC&amp;CC=US&amp;NR=2024065045A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240222&amp;DB=EPODOC&amp;CC=US&amp;NR=2024065045A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KIM, HYUN</creatorcontrib><creatorcontrib>CHOI, SEUNG-HA</creatorcontrib><creatorcontrib>KIM, SHOYEON</creatorcontrib><creatorcontrib>KIM, SEUL-KI</creatorcontrib><creatorcontrib>YOON, KAP SOO</creatorcontrib><creatorcontrib>LEE, JAEHYUN</creatorcontrib><title>DISPLAY PANEL AND METHOD OF MANUFACTURING THE SAME</title><description>A display panel includes a base substrate, a transistor disposed on the base substrate and including a semiconductor pattern including a source area, a drain area, and an active area, a gate insulating pattern layer disposed on the semiconductor pattern, and a gate electrode disposed on the gate insulating pattern, and connection electrodes disposed on the gate insulating pattern layer and connected to the semiconductor pattern through contact holes, respectively. The gate insulating pattern layer includes a first portion overlapping at least one of the source area and the drain area and a second portion extending from the first portion. A thickness of the first portion is equal to or smaller than about 50% of a thickness of the second portion.</description><subject>ELECTRICITY</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDBy8QwO8HGMVAhw9HP1UXD0c1HwdQ3x8HdR8HdT8HX0C3VzdA4JDfL0c1cI8XBVCHb0deVhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGRiYGZqYGJqaOhsbEqQIA8aUnbw</recordid><startdate>20240222</startdate><enddate>20240222</enddate><creator>KIM, HYUN</creator><creator>CHOI, SEUNG-HA</creator><creator>KIM, SHOYEON</creator><creator>KIM, SEUL-KI</creator><creator>YOON, KAP SOO</creator><creator>LEE, JAEHYUN</creator><scope>EVB</scope></search><sort><creationdate>20240222</creationdate><title>DISPLAY PANEL AND METHOD OF MANUFACTURING THE SAME</title><author>KIM, HYUN ; CHOI, SEUNG-HA ; KIM, SHOYEON ; KIM, SEUL-KI ; YOON, KAP SOO ; LEE, JAEHYUN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2024065045A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>ELECTRICITY</topic><toplevel>online_resources</toplevel><creatorcontrib>KIM, HYUN</creatorcontrib><creatorcontrib>CHOI, SEUNG-HA</creatorcontrib><creatorcontrib>KIM, SHOYEON</creatorcontrib><creatorcontrib>KIM, SEUL-KI</creatorcontrib><creatorcontrib>YOON, KAP SOO</creatorcontrib><creatorcontrib>LEE, JAEHYUN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KIM, HYUN</au><au>CHOI, SEUNG-HA</au><au>KIM, SHOYEON</au><au>KIM, SEUL-KI</au><au>YOON, KAP SOO</au><au>LEE, JAEHYUN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>DISPLAY PANEL AND METHOD OF MANUFACTURING THE SAME</title><date>2024-02-22</date><risdate>2024</risdate><abstract>A display panel includes a base substrate, a transistor disposed on the base substrate and including a semiconductor pattern including a source area, a drain area, and an active area, a gate insulating pattern layer disposed on the semiconductor pattern, and a gate electrode disposed on the gate insulating pattern, and connection electrodes disposed on the gate insulating pattern layer and connected to the semiconductor pattern through contact holes, respectively. The gate insulating pattern layer includes a first portion overlapping at least one of the source area and the drain area and a second portion extending from the first portion. A thickness of the first portion is equal to or smaller than about 50% of a thickness of the second portion.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2024065045A1
source esp@cenet
subjects ELECTRICITY
title DISPLAY PANEL AND METHOD OF MANUFACTURING THE SAME
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-26T03%3A45%3A37IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KIM,%20HYUN&rft.date=2024-02-22&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2024065045A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true