SEMICONDUCTOR STRUCTURE AND MANUFACTURING METHOD THEREOF

A semiconductor structure includes a package, an electrical device and an underfill material. The package includes a redistribution structure and at least one die, and the at least one die is disposed on a first side of the redistribution structure. The electrical device is disposed on a second side...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Tseng, Hua-Wei, Yeh, Ming-Shih, Su, An-Jhih, Lin, Yueh-Ting, Yeh, Der-Chyang
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Tseng, Hua-Wei
Yeh, Ming-Shih
Su, An-Jhih
Lin, Yueh-Ting
Yeh, Der-Chyang
description A semiconductor structure includes a package, an electrical device and an underfill material. The package includes a redistribution structure and at least one die, and the at least one die is disposed on a first side of the redistribution structure. The electrical device is disposed on a second side of the redistribution structure, the electrical device has a top surface and a bottom surface opposite to each other, and the top surface faces the redistribution structure. The underfill material is disposed between the top surface and the redistribution structure and extending toward the bottom surface, the underfill material has an end surface corresponding to the bottom surface, and the end surface is a flat surface. In addition, a manufacturing method of the semiconductor structure is also provided.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2024055311A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2024055311A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2024055311A13</originalsourceid><addsrcrecordid>eNrjZLAIdvX1dPb3cwl1DvEPUggOCQIyQoNcFRz9XBR8Hf1C3RxBfE8_dwVf1xAPfxeFEA_XIFd_Nx4G1rTEnOJUXijNzaDs5hri7KGbWpAfn1pckJicmpdaEh8abGRgZGJgampsaOhoaEycKgA-jCnG</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SEMICONDUCTOR STRUCTURE AND MANUFACTURING METHOD THEREOF</title><source>esp@cenet</source><creator>Tseng, Hua-Wei ; Yeh, Ming-Shih ; Su, An-Jhih ; Lin, Yueh-Ting ; Yeh, Der-Chyang</creator><creatorcontrib>Tseng, Hua-Wei ; Yeh, Ming-Shih ; Su, An-Jhih ; Lin, Yueh-Ting ; Yeh, Der-Chyang</creatorcontrib><description>A semiconductor structure includes a package, an electrical device and an underfill material. The package includes a redistribution structure and at least one die, and the at least one die is disposed on a first side of the redistribution structure. The electrical device is disposed on a second side of the redistribution structure, the electrical device has a top surface and a bottom surface opposite to each other, and the top surface faces the redistribution structure. The underfill material is disposed between the top surface and the redistribution structure and extending toward the bottom surface, the underfill material has an end surface corresponding to the bottom surface, and the end surface is a flat surface. In addition, a manufacturing method of the semiconductor structure is also provided.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240215&amp;DB=EPODOC&amp;CC=US&amp;NR=2024055311A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240215&amp;DB=EPODOC&amp;CC=US&amp;NR=2024055311A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Tseng, Hua-Wei</creatorcontrib><creatorcontrib>Yeh, Ming-Shih</creatorcontrib><creatorcontrib>Su, An-Jhih</creatorcontrib><creatorcontrib>Lin, Yueh-Ting</creatorcontrib><creatorcontrib>Yeh, Der-Chyang</creatorcontrib><title>SEMICONDUCTOR STRUCTURE AND MANUFACTURING METHOD THEREOF</title><description>A semiconductor structure includes a package, an electrical device and an underfill material. The package includes a redistribution structure and at least one die, and the at least one die is disposed on a first side of the redistribution structure. The electrical device is disposed on a second side of the redistribution structure, the electrical device has a top surface and a bottom surface opposite to each other, and the top surface faces the redistribution structure. The underfill material is disposed between the top surface and the redistribution structure and extending toward the bottom surface, the underfill material has an end surface corresponding to the bottom surface, and the end surface is a flat surface. In addition, a manufacturing method of the semiconductor structure is also provided.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLAIdvX1dPb3cwl1DvEPUggOCQIyQoNcFRz9XBR8Hf1C3RxBfE8_dwVf1xAPfxeFEA_XIFd_Nx4G1rTEnOJUXijNzaDs5hri7KGbWpAfn1pckJicmpdaEh8abGRgZGJgampsaOhoaEycKgA-jCnG</recordid><startdate>20240215</startdate><enddate>20240215</enddate><creator>Tseng, Hua-Wei</creator><creator>Yeh, Ming-Shih</creator><creator>Su, An-Jhih</creator><creator>Lin, Yueh-Ting</creator><creator>Yeh, Der-Chyang</creator><scope>EVB</scope></search><sort><creationdate>20240215</creationdate><title>SEMICONDUCTOR STRUCTURE AND MANUFACTURING METHOD THEREOF</title><author>Tseng, Hua-Wei ; Yeh, Ming-Shih ; Su, An-Jhih ; Lin, Yueh-Ting ; Yeh, Der-Chyang</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2024055311A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Tseng, Hua-Wei</creatorcontrib><creatorcontrib>Yeh, Ming-Shih</creatorcontrib><creatorcontrib>Su, An-Jhih</creatorcontrib><creatorcontrib>Lin, Yueh-Ting</creatorcontrib><creatorcontrib>Yeh, Der-Chyang</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Tseng, Hua-Wei</au><au>Yeh, Ming-Shih</au><au>Su, An-Jhih</au><au>Lin, Yueh-Ting</au><au>Yeh, Der-Chyang</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SEMICONDUCTOR STRUCTURE AND MANUFACTURING METHOD THEREOF</title><date>2024-02-15</date><risdate>2024</risdate><abstract>A semiconductor structure includes a package, an electrical device and an underfill material. The package includes a redistribution structure and at least one die, and the at least one die is disposed on a first side of the redistribution structure. The electrical device is disposed on a second side of the redistribution structure, the electrical device has a top surface and a bottom surface opposite to each other, and the top surface faces the redistribution structure. The underfill material is disposed between the top surface and the redistribution structure and extending toward the bottom surface, the underfill material has an end surface corresponding to the bottom surface, and the end surface is a flat surface. In addition, a manufacturing method of the semiconductor structure is also provided.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2024055311A1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title SEMICONDUCTOR STRUCTURE AND MANUFACTURING METHOD THEREOF
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-05T00%3A54%3A58IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Tseng,%20Hua-Wei&rft.date=2024-02-15&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2024055311A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true