HYBRID MEMORY SYSTEM AND ACCELERATOR INCLUDING THE SAME

An accelerator includes a processor and a hybrid memory system. The hybrid memory system includes a resistance-based non-volatile memory, a DRAM used as a cache of the resistance-based non-volatile memory, a non-volatile memory controller connected to the resistance-based non-volatile memory and con...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	BAE, HANYEOREUM, ZHANG, Jie, JUNG, Myoungsoo
Format:	Patent
Sprache:	eng
Schlagworte:	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	BAE, HANYEOREUM ZHANG, Jie JUNG, Myoungsoo
description	An accelerator includes a processor and a hybrid memory system. The hybrid memory system includes a resistance-based non-volatile memory, a DRAM used as a cache of the resistance-based non-volatile memory, a non-volatile memory controller connected to the resistance-based non-volatile memory and configured to control the DRAM and the resistance-based non-volatile memory, a memory controller configured to process a memory request from the processor and control the DRAM, and a memory channel configured to connect the DRAM, the non-volatile memory controller, and the memory controller.
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2024045588A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2024045588A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2024045588A13</originalsourceid><addsrcrecordid>eNrjZDD3iHQK8nRR8HX19Q-KVAiODA5x9VVw9HNRcHR2dvVxDXIM8Q9S8PRz9gl18fRzVwjxcFUIdvR15WFgTUvMKU7lhdLcDMpuriHOHrqpBfnxqcUFicmpeakl8aHBRgZGJgYmpqYWFo6GxsSpAgDZhyka</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>HYBRID MEMORY SYSTEM AND ACCELERATOR INCLUDING THE SAME</title><source>esp@cenet</source><creator>BAE, HANYEOREUM ; ZHANG, Jie ; JUNG, Myoungsoo</creator><creatorcontrib>BAE, HANYEOREUM ; ZHANG, Jie ; JUNG, Myoungsoo</creatorcontrib><description>An accelerator includes a processor and a hybrid memory system. The hybrid memory system includes a resistance-based non-volatile memory, a DRAM used as a cache of the resistance-based non-volatile memory, a non-volatile memory controller connected to the resistance-based non-volatile memory and configured to control the DRAM and the resistance-based non-volatile memory, a memory controller configured to process a memory request from the processor and control the DRAM, and a memory channel configured to connect the DRAM, the non-volatile memory controller, and the memory controller.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240208&DB=EPODOC&CC=US&NR=2024045588A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240208&DB=EPODOC&CC=US&NR=2024045588A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>BAE, HANYEOREUM</creatorcontrib><creatorcontrib>ZHANG, Jie</creatorcontrib><creatorcontrib>JUNG, Myoungsoo</creatorcontrib><title>HYBRID MEMORY SYSTEM AND ACCELERATOR INCLUDING THE SAME</title><description>An accelerator includes a processor and a hybrid memory system. The hybrid memory system includes a resistance-based non-volatile memory, a DRAM used as a cache of the resistance-based non-volatile memory, a non-volatile memory controller connected to the resistance-based non-volatile memory and configured to control the DRAM and the resistance-based non-volatile memory, a memory controller configured to process a memory request from the processor and control the DRAM, and a memory channel configured to connect the DRAM, the non-volatile memory controller, and the memory controller.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDD3iHQK8nRR8HX19Q-KVAiODA5x9VVw9HNRcHR2dvVxDXIM8Q9S8PRz9gl18fRzVwjxcFUIdvR15WFgTUvMKU7lhdLcDMpuriHOHrqpBfnxqcUFicmpeakl8aHBRgZGJgYmpqYWFo6GxsSpAgDZhyka</recordid><startdate>20240208</startdate><enddate>20240208</enddate><creator>BAE, HANYEOREUM</creator><creator>ZHANG, Jie</creator><creator>JUNG, Myoungsoo</creator><scope>EVB</scope></search><sort><creationdate>20240208</creationdate><title>HYBRID MEMORY SYSTEM AND ACCELERATOR INCLUDING THE SAME</title><author>BAE, HANYEOREUM ; ZHANG, Jie ; JUNG, Myoungsoo</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2024045588A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>BAE, HANYEOREUM</creatorcontrib><creatorcontrib>ZHANG, Jie</creatorcontrib><creatorcontrib>JUNG, Myoungsoo</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>BAE, HANYEOREUM</au><au>ZHANG, Jie</au><au>JUNG, Myoungsoo</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>HYBRID MEMORY SYSTEM AND ACCELERATOR INCLUDING THE SAME</title><date>2024-02-08</date><risdate>2024</risdate><abstract>An accelerator includes a processor and a hybrid memory system. The hybrid memory system includes a resistance-based non-volatile memory, a DRAM used as a cache of the resistance-based non-volatile memory, a non-volatile memory controller connected to the resistance-based non-volatile memory and configured to control the DRAM and the resistance-based non-volatile memory, a memory controller configured to process a memory request from the processor and control the DRAM, and a memory channel configured to connect the DRAM, the non-volatile memory controller, and the memory controller.</abstract><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng
recordid	cdi_epo_espacenet_US2024045588A1
source	esp@cenet
subjects	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
title	HYBRID MEMORY SYSTEM AND ACCELERATOR INCLUDING THE SAME
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-07T02%3A53%3A10IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=BAE,%20HANYEOREUM&rft.date=2024-02-08&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2024045588A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true