APPARATUS AND METHOD FOR SIGMA-DELTA MODULATOR QUANTIZATION NOISE CANCELLATION
Described herein is a fractional phase locked loop with sigma-delta modulator (SDM) quantization noise cancellation. The fractional phase includes a digital filter configured to receive an error signal based on a comparison of a reference clock and a feedback clock, a controlled oscillator configure...
Gespeichert in:
Hauptverfasser: | , , , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | Ben-Hamida, Naim Shalmani, Soheyl Ziabakhsh Mikkelsen, Matthew Wen, Tingjun Aouini, Sadok Honarparvar, Mohammad |
description | Described herein is a fractional phase locked loop with sigma-delta modulator (SDM) quantization noise cancellation. The fractional phase includes a digital filter configured to receive an error signal based on a comparison of a reference clock and a feedback clock, a controlled oscillator configured to generate an output clock by adjusting a frequency of the controlled oscillator based on a control signal output by the digital filter, the feedback clock being based on the output clock, a sigma-delta modulator configured to control division of the output clock to generate a divided output clock which includes a sigma-delta modulator quantization noise and a digital-to-time converter configured to receive a cancellation code from an integrator in the sigma-delta modulator and cancel the sigma-delta modulator quantization noise in the divided output clock with the cancellation code to generate the feedback clock. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2024030932A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2024030932A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2024030932A13</originalsourceid><addsrcrecordid>eNrjZPBzDAhwDHIMCQ1WcPRzUfB1DfHwd1Fw8w9SCPZ093XUdXH1CXFU8PV3CfVxDAGKBoY6-oV4RjmGePr7Kfj5ewa7Kjg7-jm7-viAhXgYWNMSc4pTeaE0N4Oym2uIs4duakF-fGpxQWJyal5qSXxosJGBkYmBsYGlsZGjoTFxqgDkKy-Y</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>APPARATUS AND METHOD FOR SIGMA-DELTA MODULATOR QUANTIZATION NOISE CANCELLATION</title><source>esp@cenet</source><creator>Ben-Hamida, Naim ; Shalmani, Soheyl Ziabakhsh ; Mikkelsen, Matthew ; Wen, Tingjun ; Aouini, Sadok ; Honarparvar, Mohammad</creator><creatorcontrib>Ben-Hamida, Naim ; Shalmani, Soheyl Ziabakhsh ; Mikkelsen, Matthew ; Wen, Tingjun ; Aouini, Sadok ; Honarparvar, Mohammad</creatorcontrib><description>Described herein is a fractional phase locked loop with sigma-delta modulator (SDM) quantization noise cancellation. The fractional phase includes a digital filter configured to receive an error signal based on a comparison of a reference clock and a feedback clock, a controlled oscillator configured to generate an output clock by adjusting a frequency of the controlled oscillator based on a control signal output by the digital filter, the feedback clock being based on the output clock, a sigma-delta modulator configured to control division of the output clock to generate a divided output clock which includes a sigma-delta modulator quantization noise and a digital-to-time converter configured to receive a cancellation code from an integrator in the sigma-delta modulator and cancel the sigma-delta modulator quantization noise in the divided output clock with the cancellation code to generate the feedback clock.</description><language>eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; CODE CONVERSION IN GENERAL ; CODING ; DECODING ; ELECTRICITY</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240125&DB=EPODOC&CC=US&NR=2024030932A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76418</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240125&DB=EPODOC&CC=US&NR=2024030932A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Ben-Hamida, Naim</creatorcontrib><creatorcontrib>Shalmani, Soheyl Ziabakhsh</creatorcontrib><creatorcontrib>Mikkelsen, Matthew</creatorcontrib><creatorcontrib>Wen, Tingjun</creatorcontrib><creatorcontrib>Aouini, Sadok</creatorcontrib><creatorcontrib>Honarparvar, Mohammad</creatorcontrib><title>APPARATUS AND METHOD FOR SIGMA-DELTA MODULATOR QUANTIZATION NOISE CANCELLATION</title><description>Described herein is a fractional phase locked loop with sigma-delta modulator (SDM) quantization noise cancellation. The fractional phase includes a digital filter configured to receive an error signal based on a comparison of a reference clock and a feedback clock, a controlled oscillator configured to generate an output clock by adjusting a frequency of the controlled oscillator based on a control signal output by the digital filter, the feedback clock being based on the output clock, a sigma-delta modulator configured to control division of the output clock to generate a divided output clock which includes a sigma-delta modulator quantization noise and a digital-to-time converter configured to receive a cancellation code from an integrator in the sigma-delta modulator and cancel the sigma-delta modulator quantization noise in the divided output clock with the cancellation code to generate the feedback clock.</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>CODE CONVERSION IN GENERAL</subject><subject>CODING</subject><subject>DECODING</subject><subject>ELECTRICITY</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZPBzDAhwDHIMCQ1WcPRzUfB1DfHwd1Fw8w9SCPZ093XUdXH1CXFU8PV3CfVxDAGKBoY6-oV4RjmGePr7Kfj5ewa7Kjg7-jm7-viAhXgYWNMSc4pTeaE0N4Oym2uIs4duakF-fGpxQWJyal5qSXxosJGBkYmBsYGlsZGjoTFxqgDkKy-Y</recordid><startdate>20240125</startdate><enddate>20240125</enddate><creator>Ben-Hamida, Naim</creator><creator>Shalmani, Soheyl Ziabakhsh</creator><creator>Mikkelsen, Matthew</creator><creator>Wen, Tingjun</creator><creator>Aouini, Sadok</creator><creator>Honarparvar, Mohammad</creator><scope>EVB</scope></search><sort><creationdate>20240125</creationdate><title>APPARATUS AND METHOD FOR SIGMA-DELTA MODULATOR QUANTIZATION NOISE CANCELLATION</title><author>Ben-Hamida, Naim ; Shalmani, Soheyl Ziabakhsh ; Mikkelsen, Matthew ; Wen, Tingjun ; Aouini, Sadok ; Honarparvar, Mohammad</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2024030932A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>CODE CONVERSION IN GENERAL</topic><topic>CODING</topic><topic>DECODING</topic><topic>ELECTRICITY</topic><toplevel>online_resources</toplevel><creatorcontrib>Ben-Hamida, Naim</creatorcontrib><creatorcontrib>Shalmani, Soheyl Ziabakhsh</creatorcontrib><creatorcontrib>Mikkelsen, Matthew</creatorcontrib><creatorcontrib>Wen, Tingjun</creatorcontrib><creatorcontrib>Aouini, Sadok</creatorcontrib><creatorcontrib>Honarparvar, Mohammad</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Ben-Hamida, Naim</au><au>Shalmani, Soheyl Ziabakhsh</au><au>Mikkelsen, Matthew</au><au>Wen, Tingjun</au><au>Aouini, Sadok</au><au>Honarparvar, Mohammad</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>APPARATUS AND METHOD FOR SIGMA-DELTA MODULATOR QUANTIZATION NOISE CANCELLATION</title><date>2024-01-25</date><risdate>2024</risdate><abstract>Described herein is a fractional phase locked loop with sigma-delta modulator (SDM) quantization noise cancellation. The fractional phase includes a digital filter configured to receive an error signal based on a comparison of a reference clock and a feedback clock, a controlled oscillator configured to generate an output clock by adjusting a frequency of the controlled oscillator based on a control signal output by the digital filter, the feedback clock being based on the output clock, a sigma-delta modulator configured to control division of the output clock to generate a divided output clock which includes a sigma-delta modulator quantization noise and a digital-to-time converter configured to receive a cancellation code from an integrator in the sigma-delta modulator and cancel the sigma-delta modulator quantization noise in the divided output clock with the cancellation code to generate the feedback clock.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US2024030932A1 |
source | esp@cenet |
subjects | BASIC ELECTRONIC CIRCUITRY CODE CONVERSION IN GENERAL CODING DECODING ELECTRICITY |
title | APPARATUS AND METHOD FOR SIGMA-DELTA MODULATOR QUANTIZATION NOISE CANCELLATION |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-08T11%3A01%3A21IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Ben-Hamida,%20Naim&rft.date=2024-01-25&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2024030932A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |