INTEGRATED CIRCUIT DESIGN, CONTEXTUAL CELLS, DESIGN MIGRATION, AND ASSOCIATED METHODS

INTEGRATED CIRCUIT DESIGN, CONTEXTUAL CELLS, DESIGN MIGRATION, AND ASSOCIATED METHODS

Methods are disclosed. A method may include a method of generating an integrated circuit design. The method of generating an integrated circuit design may include generating a contextual cell including a super-master and defining at least one sub-master, the at least one sub-master derived from para...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Anderson, Stuart T, Smith, Kent F, Wolf, Thomas L, Johancsik, Tracy L, Adair, Alec S, Wolf, Thomas G, Fillerup, Kyler C
Format: Patent
Sprache:eng
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Anderson, Stuart T
Smith, Kent F
Wolf, Thomas L
Johancsik, Tracy L
Adair, Alec S
Wolf, Thomas G
Fillerup, Kyler C
description Methods are disclosed. A method may include a method of generating an integrated circuit design. The method of generating an integrated circuit design may include generating a contextual cell including a super-master and defining at least one sub-master, the at least one sub-master derived from parameterized values and a context of an instance of the super-master.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2024028809A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2024028809A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2024028809A13</originalsourceid><addsrcrecordid>eNrjZAj19AtxdQ9yDHF1UXD2DHIO9QxRcHEN9nT301Fw9gfKRYSEOvooOLv6-ATrQGUUfD1BOjz9gWoc_VwUHIOD_Z09wUb4uoZ4-LsE8zCwpiXmFKfyQmluBmU31xBnD93Ugvz41OKCxOTUvNSS-NBgIwMjEwMjCwsDS0dDY-JUAQAOajEz</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>INTEGRATED CIRCUIT DESIGN, CONTEXTUAL CELLS, DESIGN MIGRATION, AND ASSOCIATED METHODS</title><source>esp@cenet</source><creator>Anderson, Stuart T ; Smith, Kent F ; Wolf, Thomas L ; Johancsik, Tracy L ; Adair, Alec S ; Wolf, Thomas G ; Fillerup, Kyler C</creator><creatorcontrib>Anderson, Stuart T ; Smith, Kent F ; Wolf, Thomas L ; Johancsik, Tracy L ; Adair, Alec S ; Wolf, Thomas G ; Fillerup, Kyler C</creatorcontrib><description>Methods are disclosed. A method may include a method of generating an integrated circuit design. The method of generating an integrated circuit design may include generating a contextual cell including a super-master and defining at least one sub-master, the at least one sub-master derived from parameterized values and a context of an instance of the super-master.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240125&amp;DB=EPODOC&amp;CC=US&amp;NR=2024028809A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76294</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240125&amp;DB=EPODOC&amp;CC=US&amp;NR=2024028809A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Anderson, Stuart T</creatorcontrib><creatorcontrib>Smith, Kent F</creatorcontrib><creatorcontrib>Wolf, Thomas L</creatorcontrib><creatorcontrib>Johancsik, Tracy L</creatorcontrib><creatorcontrib>Adair, Alec S</creatorcontrib><creatorcontrib>Wolf, Thomas G</creatorcontrib><creatorcontrib>Fillerup, Kyler C</creatorcontrib><title>INTEGRATED CIRCUIT DESIGN, CONTEXTUAL CELLS, DESIGN MIGRATION, AND ASSOCIATED METHODS</title><description>Methods are disclosed. A method may include a method of generating an integrated circuit design. The method of generating an integrated circuit design may include generating a contextual cell including a super-master and defining at least one sub-master, the at least one sub-master derived from parameterized values and a context of an instance of the super-master.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZAj19AtxdQ9yDHF1UXD2DHIO9QxRcHEN9nT301Fw9gfKRYSEOvooOLv6-ATrQGUUfD1BOjz9gWoc_VwUHIOD_Z09wUb4uoZ4-LsE8zCwpiXmFKfyQmluBmU31xBnD93Ugvz41OKCxOTUvNSS-NBgIwMjEwMjCwsDS0dDY-JUAQAOajEz</recordid><startdate>20240125</startdate><enddate>20240125</enddate><creator>Anderson, Stuart T</creator><creator>Smith, Kent F</creator><creator>Wolf, Thomas L</creator><creator>Johancsik, Tracy L</creator><creator>Adair, Alec S</creator><creator>Wolf, Thomas G</creator><creator>Fillerup, Kyler C</creator><scope>EVB</scope></search><sort><creationdate>20240125</creationdate><title>INTEGRATED CIRCUIT DESIGN, CONTEXTUAL CELLS, DESIGN MIGRATION, AND ASSOCIATED METHODS</title><author>Anderson, Stuart T ; Smith, Kent F ; Wolf, Thomas L ; Johancsik, Tracy L ; Adair, Alec S ; Wolf, Thomas G ; Fillerup, Kyler C</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2024028809A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>Anderson, Stuart T</creatorcontrib><creatorcontrib>Smith, Kent F</creatorcontrib><creatorcontrib>Wolf, Thomas L</creatorcontrib><creatorcontrib>Johancsik, Tracy L</creatorcontrib><creatorcontrib>Adair, Alec S</creatorcontrib><creatorcontrib>Wolf, Thomas G</creatorcontrib><creatorcontrib>Fillerup, Kyler C</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Anderson, Stuart T</au><au>Smith, Kent F</au><au>Wolf, Thomas L</au><au>Johancsik, Tracy L</au><au>Adair, Alec S</au><au>Wolf, Thomas G</au><au>Fillerup, Kyler C</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>INTEGRATED CIRCUIT DESIGN, CONTEXTUAL CELLS, DESIGN MIGRATION, AND ASSOCIATED METHODS</title><date>2024-01-25</date><risdate>2024</risdate><abstract>Methods are disclosed. A method may include a method of generating an integrated circuit design. The method of generating an integrated circuit design may include generating a contextual cell including a super-master and defining at least one sub-master, the at least one sub-master derived from parameterized values and a context of an instance of the super-master.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2024028809A1
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title INTEGRATED CIRCUIT DESIGN, CONTEXTUAL CELLS, DESIGN MIGRATION, AND ASSOCIATED METHODS
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-22T08%3A31%3A57IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Anderson,%20Stuart%20T&rft.date=2024-01-25&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2024028809A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true