SEQUENTIAL DATA OPTIMIZED SUB-REGIONS IN STORAGE DEVICES
Apparatus and methods are disclosed, including using a memory controller to partition a memory array into a first portion and a second portion, the first portion and second portion having non-overlapping logical block addressing (LBA) ranges. The memory controller assigns a first granularity of a fi...
Gespeichert in:
Hauptverfasser: | , , , , , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | Grosz, Nadav Liang, Qing Tanpairoj, Kulachet Hanna, Stephen Parry, Jonathan Scott Gyllenskog, Christian M Palmer, David Aaron Manion, Sean L |
description | Apparatus and methods are disclosed, including using a memory controller to partition a memory array into a first portion and a second portion, the first portion and second portion having non-overlapping logical block addressing (LBA) ranges. The memory controller assigns a first granularity of a first logical-to-physical (L2P) mapping table entry for the first portion of the memory array designated for a first usage, and a second granularity of a second L2P mapping table entry for the second portion of the memory array designated for a second usage, where the second granularity is not equal to the first granularity. The memory controller stores the first granularity and the second granularity in the memory array, and stores at least a portion of the first L2P mapping table entry and the second L2P mapping table entry in an L2P cache of the memory controller. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2024020033A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2024020033A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2024020033A13</originalsourceid><addsrcrecordid>eNrjZLAIdg0MdfUL8XT0UXBxDHFU8A8I8fT1jHJ1UQgOddINcnX39PcLVvD0UwgO8Q9ydHdVcHEN83R2DeZhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGRiYGRgYGxsaOhsbEqQIADvopWg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SEQUENTIAL DATA OPTIMIZED SUB-REGIONS IN STORAGE DEVICES</title><source>esp@cenet</source><creator>Grosz, Nadav ; Liang, Qing ; Tanpairoj, Kulachet ; Hanna, Stephen ; Parry, Jonathan Scott ; Gyllenskog, Christian M ; Palmer, David Aaron ; Manion, Sean L</creator><creatorcontrib>Grosz, Nadav ; Liang, Qing ; Tanpairoj, Kulachet ; Hanna, Stephen ; Parry, Jonathan Scott ; Gyllenskog, Christian M ; Palmer, David Aaron ; Manion, Sean L</creatorcontrib><description>Apparatus and methods are disclosed, including using a memory controller to partition a memory array into a first portion and a second portion, the first portion and second portion having non-overlapping logical block addressing (LBA) ranges. The memory controller assigns a first granularity of a first logical-to-physical (L2P) mapping table entry for the first portion of the memory array designated for a first usage, and a second granularity of a second L2P mapping table entry for the second portion of the memory array designated for a second usage, where the second granularity is not equal to the first granularity. The memory controller stores the first granularity and the second granularity in the memory array, and stores at least a portion of the first L2P mapping table entry and the second L2P mapping table entry in an L2P cache of the memory controller.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240118&DB=EPODOC&CC=US&NR=2024020033A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,778,883,25551,76302</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240118&DB=EPODOC&CC=US&NR=2024020033A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Grosz, Nadav</creatorcontrib><creatorcontrib>Liang, Qing</creatorcontrib><creatorcontrib>Tanpairoj, Kulachet</creatorcontrib><creatorcontrib>Hanna, Stephen</creatorcontrib><creatorcontrib>Parry, Jonathan Scott</creatorcontrib><creatorcontrib>Gyllenskog, Christian M</creatorcontrib><creatorcontrib>Palmer, David Aaron</creatorcontrib><creatorcontrib>Manion, Sean L</creatorcontrib><title>SEQUENTIAL DATA OPTIMIZED SUB-REGIONS IN STORAGE DEVICES</title><description>Apparatus and methods are disclosed, including using a memory controller to partition a memory array into a first portion and a second portion, the first portion and second portion having non-overlapping logical block addressing (LBA) ranges. The memory controller assigns a first granularity of a first logical-to-physical (L2P) mapping table entry for the first portion of the memory array designated for a first usage, and a second granularity of a second L2P mapping table entry for the second portion of the memory array designated for a second usage, where the second granularity is not equal to the first granularity. The memory controller stores the first granularity and the second granularity in the memory array, and stores at least a portion of the first L2P mapping table entry and the second L2P mapping table entry in an L2P cache of the memory controller.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLAIdg0MdfUL8XT0UXBxDHFU8A8I8fT1jHJ1UQgOddINcnX39PcLVvD0UwgO8Q9ydHdVcHEN83R2DeZhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGRiYGRgYGxsaOhsbEqQIADvopWg</recordid><startdate>20240118</startdate><enddate>20240118</enddate><creator>Grosz, Nadav</creator><creator>Liang, Qing</creator><creator>Tanpairoj, Kulachet</creator><creator>Hanna, Stephen</creator><creator>Parry, Jonathan Scott</creator><creator>Gyllenskog, Christian M</creator><creator>Palmer, David Aaron</creator><creator>Manion, Sean L</creator><scope>EVB</scope></search><sort><creationdate>20240118</creationdate><title>SEQUENTIAL DATA OPTIMIZED SUB-REGIONS IN STORAGE DEVICES</title><author>Grosz, Nadav ; Liang, Qing ; Tanpairoj, Kulachet ; Hanna, Stephen ; Parry, Jonathan Scott ; Gyllenskog, Christian M ; Palmer, David Aaron ; Manion, Sean L</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2024020033A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>Grosz, Nadav</creatorcontrib><creatorcontrib>Liang, Qing</creatorcontrib><creatorcontrib>Tanpairoj, Kulachet</creatorcontrib><creatorcontrib>Hanna, Stephen</creatorcontrib><creatorcontrib>Parry, Jonathan Scott</creatorcontrib><creatorcontrib>Gyllenskog, Christian M</creatorcontrib><creatorcontrib>Palmer, David Aaron</creatorcontrib><creatorcontrib>Manion, Sean L</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Grosz, Nadav</au><au>Liang, Qing</au><au>Tanpairoj, Kulachet</au><au>Hanna, Stephen</au><au>Parry, Jonathan Scott</au><au>Gyllenskog, Christian M</au><au>Palmer, David Aaron</au><au>Manion, Sean L</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SEQUENTIAL DATA OPTIMIZED SUB-REGIONS IN STORAGE DEVICES</title><date>2024-01-18</date><risdate>2024</risdate><abstract>Apparatus and methods are disclosed, including using a memory controller to partition a memory array into a first portion and a second portion, the first portion and second portion having non-overlapping logical block addressing (LBA) ranges. The memory controller assigns a first granularity of a first logical-to-physical (L2P) mapping table entry for the first portion of the memory array designated for a first usage, and a second granularity of a second L2P mapping table entry for the second portion of the memory array designated for a second usage, where the second granularity is not equal to the first granularity. The memory controller stores the first granularity and the second granularity in the memory array, and stores at least a portion of the first L2P mapping table entry and the second L2P mapping table entry in an L2P cache of the memory controller.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US2024020033A1 |
source | esp@cenet |
subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
title | SEQUENTIAL DATA OPTIMIZED SUB-REGIONS IN STORAGE DEVICES |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-15T17%3A52%3A57IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Grosz,%20Nadav&rft.date=2024-01-18&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2024020033A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |