HETEROSTRUCTURE CHANNEL LAYER FOR SEMICONDUCTOR DEVICES
The present disclosure describes a semiconductor structure having a heterostructure channel layer. The semiconductor structure includes a substrate and a fin structure on the substrate. The fin structure includes a channel layer and a bottom layer between the channel layer and the substrate. The cha...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Chen, Chao-Chi Hu, H.S LIN, W.Y |
| description | The present disclosure describes a semiconductor structure having a heterostructure channel layer. The semiconductor structure includes a substrate and a fin structure on the substrate. The fin structure includes a channel layer and a bottom layer between the channel layer and the substrate. The channel layer includes first, second, and third portions on top of the bottom layer. The first and third portions include the same material as the bottom layer. The second portion includes a material different from the bottom layer. The semiconductor structure further includes first and second source/drain structures on the bottom layer and adjacent to the channel layer. The first source/drain structure is in contact with the first portion of the channel layer. The second source/drain structure is in contact with the third portion of the channel layer. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2023395720A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2023395720A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2023395720A13</originalsourceid><addsrcrecordid>eNrjZDD3cA1xDfIPDgkKdQ4JDXJVcPZw9PNz9VHwcYx0DVJw8w9SCHb19XT293MBKgDyXFzDPJ1dg3kYWNMSc4pTeaE0N4Oym2uIs4duakF-fGpxQWJyal5qSXxosJGBkbGxpam5kYGjoTFxqgASmSmL</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>HETEROSTRUCTURE CHANNEL LAYER FOR SEMICONDUCTOR DEVICES</title><source>esp@cenet</source><creator>Chen, Chao-Chi ; Hu, H.S ; LIN, W.Y</creator><creatorcontrib>Chen, Chao-Chi ; Hu, H.S ; LIN, W.Y</creatorcontrib><description>The present disclosure describes a semiconductor structure having a heterostructure channel layer. The semiconductor structure includes a substrate and a fin structure on the substrate. The fin structure includes a channel layer and a bottom layer between the channel layer and the substrate. The channel layer includes first, second, and third portions on top of the bottom layer. The first and third portions include the same material as the bottom layer. The second portion includes a material different from the bottom layer. The semiconductor structure further includes first and second source/drain structures on the bottom layer and adjacent to the channel layer. The first source/drain structure is in contact with the first portion of the channel layer. The second source/drain structure is in contact with the third portion of the channel layer.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20231207&DB=EPODOC&CC=US&NR=2023395720A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20231207&DB=EPODOC&CC=US&NR=2023395720A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Chen, Chao-Chi</creatorcontrib><creatorcontrib>Hu, H.S</creatorcontrib><creatorcontrib>LIN, W.Y</creatorcontrib><title>HETEROSTRUCTURE CHANNEL LAYER FOR SEMICONDUCTOR DEVICES</title><description>The present disclosure describes a semiconductor structure having a heterostructure channel layer. The semiconductor structure includes a substrate and a fin structure on the substrate. The fin structure includes a channel layer and a bottom layer between the channel layer and the substrate. The channel layer includes first, second, and third portions on top of the bottom layer. The first and third portions include the same material as the bottom layer. The second portion includes a material different from the bottom layer. The semiconductor structure further includes first and second source/drain structures on the bottom layer and adjacent to the channel layer. The first source/drain structure is in contact with the first portion of the channel layer. The second source/drain structure is in contact with the third portion of the channel layer.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDD3cA1xDfIPDgkKdQ4JDXJVcPZw9PNz9VHwcYx0DVJw8w9SCHb19XT293MBKgDyXFzDPJ1dg3kYWNMSc4pTeaE0N4Oym2uIs4duakF-fGpxQWJyal5qSXxosJGBkbGxpam5kYGjoTFxqgASmSmL</recordid><startdate>20231207</startdate><enddate>20231207</enddate><creator>Chen, Chao-Chi</creator><creator>Hu, H.S</creator><creator>LIN, W.Y</creator><scope>EVB</scope></search><sort><creationdate>20231207</creationdate><title>HETEROSTRUCTURE CHANNEL LAYER FOR SEMICONDUCTOR DEVICES</title><author>Chen, Chao-Chi ; Hu, H.S ; LIN, W.Y</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2023395720A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2023</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Chen, Chao-Chi</creatorcontrib><creatorcontrib>Hu, H.S</creatorcontrib><creatorcontrib>LIN, W.Y</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Chen, Chao-Chi</au><au>Hu, H.S</au><au>LIN, W.Y</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>HETEROSTRUCTURE CHANNEL LAYER FOR SEMICONDUCTOR DEVICES</title><date>2023-12-07</date><risdate>2023</risdate><abstract>The present disclosure describes a semiconductor structure having a heterostructure channel layer. The semiconductor structure includes a substrate and a fin structure on the substrate. The fin structure includes a channel layer and a bottom layer between the channel layer and the substrate. The channel layer includes first, second, and third portions on top of the bottom layer. The first and third portions include the same material as the bottom layer. The second portion includes a material different from the bottom layer. The semiconductor structure further includes first and second source/drain structures on the bottom layer and adjacent to the channel layer. The first source/drain structure is in contact with the first portion of the channel layer. The second source/drain structure is in contact with the third portion of the channel layer.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2023395720A1 |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
| title | HETEROSTRUCTURE CHANNEL LAYER FOR SEMICONDUCTOR DEVICES |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-04T16%3A36%3A46IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Chen,%20Chao-Chi&rft.date=2023-12-07&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2023395720A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |