SELECTIVE CAVITY MERGING FOR ISOLATION REGIONS IN A MEMORY DIE

Methods, systems, and devices for selective cavity merging for isolation regions in a memory die are described. For example, formation of material structures of a memory die may include depositing a stack of alternating layers of a first material and a second material over a substrate of the memory...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Fukuzumi, Yoshiaki, Kim, Byeung Chul, Hill, Richard H, Tessariol, Paolo, Wells, David H
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Fukuzumi, Yoshiaki
Kim, Byeung Chul
Hill, Richard H
Tessariol, Paolo
Wells, David H
description Methods, systems, and devices for selective cavity merging for isolation regions in a memory die are described. For example, formation of material structures of a memory die may include depositing a stack of alternating layers of a first material and a second material over a substrate of the memory die, forming a pattern of cavities through the stack of alternating material layers, and forming voids between layers of the first material based on removing portions of the second material. An electrical isolation region may be formed between portions of the memory die based on depositing a dielectric material in at least some of the cavities and in at least a portion of the voids between the layers of the first material.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2023395422A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2023395422A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2023395422A13</originalsourceid><addsrcrecordid>eNrjZLALdvVxdQ7xDHNVcHYM8wyJVPB1DXL39HNXcPMPUvAM9vdxDPH091MIcnUHUsEKnn4KjkAlvv5BkQounq48DKxpiTnFqbxQmptB2c01xNlDN7UgPz61uCAxOTUvtSQ-NNjIwMjY2NLUxMjI0dCYOFUA-AYq6Q</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SELECTIVE CAVITY MERGING FOR ISOLATION REGIONS IN A MEMORY DIE</title><source>esp@cenet</source><creator>Fukuzumi, Yoshiaki ; Kim, Byeung Chul ; Hill, Richard H ; Tessariol, Paolo ; Wells, David H</creator><creatorcontrib>Fukuzumi, Yoshiaki ; Kim, Byeung Chul ; Hill, Richard H ; Tessariol, Paolo ; Wells, David H</creatorcontrib><description>Methods, systems, and devices for selective cavity merging for isolation regions in a memory die are described. For example, formation of material structures of a memory die may include depositing a stack of alternating layers of a first material and a second material over a substrate of the memory die, forming a pattern of cavities through the stack of alternating material layers, and forming voids between layers of the first material based on removing portions of the second material. An electrical isolation region may be formed between portions of the memory die based on depositing a dielectric material in at least some of the cavities and in at least a portion of the voids between the layers of the first material.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; INFORMATION STORAGE ; PHYSICS ; SEMICONDUCTOR DEVICES ; STATIC STORES</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20231207&amp;DB=EPODOC&amp;CC=US&amp;NR=2023395422A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76318</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20231207&amp;DB=EPODOC&amp;CC=US&amp;NR=2023395422A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Fukuzumi, Yoshiaki</creatorcontrib><creatorcontrib>Kim, Byeung Chul</creatorcontrib><creatorcontrib>Hill, Richard H</creatorcontrib><creatorcontrib>Tessariol, Paolo</creatorcontrib><creatorcontrib>Wells, David H</creatorcontrib><title>SELECTIVE CAVITY MERGING FOR ISOLATION REGIONS IN A MEMORY DIE</title><description>Methods, systems, and devices for selective cavity merging for isolation regions in a memory die are described. For example, formation of material structures of a memory die may include depositing a stack of alternating layers of a first material and a second material over a substrate of the memory die, forming a pattern of cavities through the stack of alternating material layers, and forming voids between layers of the first material based on removing portions of the second material. An electrical isolation region may be formed between portions of the memory die based on depositing a dielectric material in at least some of the cavities and in at least a portion of the voids between the layers of the first material.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>SEMICONDUCTOR DEVICES</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLALdvVxdQ7xDHNVcHYM8wyJVPB1DXL39HNXcPMPUvAM9vdxDPH091MIcnUHUsEKnn4KjkAlvv5BkQounq48DKxpiTnFqbxQmptB2c01xNlDN7UgPz61uCAxOTUvtSQ-NNjIwMjY2NLUxMjI0dCYOFUA-AYq6Q</recordid><startdate>20231207</startdate><enddate>20231207</enddate><creator>Fukuzumi, Yoshiaki</creator><creator>Kim, Byeung Chul</creator><creator>Hill, Richard H</creator><creator>Tessariol, Paolo</creator><creator>Wells, David H</creator><scope>EVB</scope></search><sort><creationdate>20231207</creationdate><title>SELECTIVE CAVITY MERGING FOR ISOLATION REGIONS IN A MEMORY DIE</title><author>Fukuzumi, Yoshiaki ; Kim, Byeung Chul ; Hill, Richard H ; Tessariol, Paolo ; Wells, David H</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2023395422A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2023</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>SEMICONDUCTOR DEVICES</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>Fukuzumi, Yoshiaki</creatorcontrib><creatorcontrib>Kim, Byeung Chul</creatorcontrib><creatorcontrib>Hill, Richard H</creatorcontrib><creatorcontrib>Tessariol, Paolo</creatorcontrib><creatorcontrib>Wells, David H</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Fukuzumi, Yoshiaki</au><au>Kim, Byeung Chul</au><au>Hill, Richard H</au><au>Tessariol, Paolo</au><au>Wells, David H</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SELECTIVE CAVITY MERGING FOR ISOLATION REGIONS IN A MEMORY DIE</title><date>2023-12-07</date><risdate>2023</risdate><abstract>Methods, systems, and devices for selective cavity merging for isolation regions in a memory die are described. For example, formation of material structures of a memory die may include depositing a stack of alternating layers of a first material and a second material over a substrate of the memory die, forming a pattern of cavities through the stack of alternating material layers, and forming voids between layers of the first material based on removing portions of the second material. An electrical isolation region may be formed between portions of the memory die based on depositing a dielectric material in at least some of the cavities and in at least a portion of the voids between the layers of the first material.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2023395422A1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
INFORMATION STORAGE
PHYSICS
SEMICONDUCTOR DEVICES
STATIC STORES
title SELECTIVE CAVITY MERGING FOR ISOLATION REGIONS IN A MEMORY DIE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-11T19%3A24%3A08IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Fukuzumi,%20Yoshiaki&rft.date=2023-12-07&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2023395422A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true