DISPLAY PANEL AND METHOD OF MANUFACTURING THE SAME

DISPLAY PANEL AND METHOD OF MANUFACTURING THE SAME

A display panel includes a substrate, a plurality of pixel electrodes, a blocking electrode spaced apart from the plurality of pixel electrodes, a pixel definition layer in which first openings respectively exposing at least portions of the plurality of pixel electrodes and a second opening exposing...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: SEONG, GIHYEON, PARK, KEE-BUM
Format: Patent
Sprache:eng
Schlagworte:
ELECTRICITY
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator SEONG, GIHYEON
PARK, KEE-BUM
description A display panel includes a substrate, a plurality of pixel electrodes, a blocking electrode spaced apart from the plurality of pixel electrodes, a pixel definition layer in which first openings respectively exposing at least portions of the plurality of pixel electrodes and a second opening exposing at least a portion of the blocking electrode are defined, a plurality of light emitting layers in the first respective openings, a common electrode on the plurality of light emitting layers, an encapsulation layer on the common electrode, and a functional layer between the pixel definition layer and the common electrode, wherein an area except for the portion exposed by the second opening in the blocking electrode contacts the pixel definition layer, and the functional layer is connected in the first openings and is disconnected in the second opening.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2023389364A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2023389364A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2023389364A13</originalsourceid><addsrcrecordid>eNrjZDBy8QwO8HGMVAhw9HP1UXD0c1HwdQ3x8HdR8HdT8HX0C3VzdA4JDfL0c1cI8XBVCHb0deVhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGRsbGFpbGZiaOhsbEqQIA9Bcnhw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>DISPLAY PANEL AND METHOD OF MANUFACTURING THE SAME</title><source>esp@cenet</source><creator>SEONG, GIHYEON ; PARK, KEE-BUM</creator><creatorcontrib>SEONG, GIHYEON ; PARK, KEE-BUM</creatorcontrib><description>A display panel includes a substrate, a plurality of pixel electrodes, a blocking electrode spaced apart from the plurality of pixel electrodes, a pixel definition layer in which first openings respectively exposing at least portions of the plurality of pixel electrodes and a second opening exposing at least a portion of the blocking electrode are defined, a plurality of light emitting layers in the first respective openings, a common electrode on the plurality of light emitting layers, an encapsulation layer on the common electrode, and a functional layer between the pixel definition layer and the common electrode, wherein an area except for the portion exposed by the second opening in the blocking electrode contacts the pixel definition layer, and the functional layer is connected in the first openings and is disconnected in the second opening.</description><language>eng</language><subject>ELECTRICITY</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20231130&amp;DB=EPODOC&amp;CC=US&amp;NR=2023389364A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,778,883,25551,76302</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20231130&amp;DB=EPODOC&amp;CC=US&amp;NR=2023389364A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SEONG, GIHYEON</creatorcontrib><creatorcontrib>PARK, KEE-BUM</creatorcontrib><title>DISPLAY PANEL AND METHOD OF MANUFACTURING THE SAME</title><description>A display panel includes a substrate, a plurality of pixel electrodes, a blocking electrode spaced apart from the plurality of pixel electrodes, a pixel definition layer in which first openings respectively exposing at least portions of the plurality of pixel electrodes and a second opening exposing at least a portion of the blocking electrode are defined, a plurality of light emitting layers in the first respective openings, a common electrode on the plurality of light emitting layers, an encapsulation layer on the common electrode, and a functional layer between the pixel definition layer and the common electrode, wherein an area except for the portion exposed by the second opening in the blocking electrode contacts the pixel definition layer, and the functional layer is connected in the first openings and is disconnected in the second opening.</description><subject>ELECTRICITY</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDBy8QwO8HGMVAhw9HP1UXD0c1HwdQ3x8HdR8HdT8HX0C3VzdA4JDfL0c1cI8XBVCHb0deVhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGRsbGFpbGZiaOhsbEqQIA9Bcnhw</recordid><startdate>20231130</startdate><enddate>20231130</enddate><creator>SEONG, GIHYEON</creator><creator>PARK, KEE-BUM</creator><scope>EVB</scope></search><sort><creationdate>20231130</creationdate><title>DISPLAY PANEL AND METHOD OF MANUFACTURING THE SAME</title><author>SEONG, GIHYEON ; PARK, KEE-BUM</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2023389364A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2023</creationdate><topic>ELECTRICITY</topic><toplevel>online_resources</toplevel><creatorcontrib>SEONG, GIHYEON</creatorcontrib><creatorcontrib>PARK, KEE-BUM</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SEONG, GIHYEON</au><au>PARK, KEE-BUM</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>DISPLAY PANEL AND METHOD OF MANUFACTURING THE SAME</title><date>2023-11-30</date><risdate>2023</risdate><abstract>A display panel includes a substrate, a plurality of pixel electrodes, a blocking electrode spaced apart from the plurality of pixel electrodes, a pixel definition layer in which first openings respectively exposing at least portions of the plurality of pixel electrodes and a second opening exposing at least a portion of the blocking electrode are defined, a plurality of light emitting layers in the first respective openings, a common electrode on the plurality of light emitting layers, an encapsulation layer on the common electrode, and a functional layer between the pixel definition layer and the common electrode, wherein an area except for the portion exposed by the second opening in the blocking electrode contacts the pixel definition layer, and the functional layer is connected in the first openings and is disconnected in the second opening.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2023389364A1
source esp@cenet
subjects ELECTRICITY
title DISPLAY PANEL AND METHOD OF MANUFACTURING THE SAME
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-16T04%3A37%3A03IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SEONG,%20GIHYEON&rft.date=2023-11-30&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2023389364A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true