SYSTEMS AND METHODS FOR FLUSH PLUS RELOAD CACHE SIDE-CHANNEL ATTACK MITIGATION

Systems and methods related to flush plus reload cache side-channel attack mitigation are described. An example method for mitigating a side-channel timing attack in a system including a processor having at least one cache is described. The method includes receiving a first instruction, where the fi...

Ausführliche Beschreibung

Bibliographische Detailangaben

Hauptverfasser:	AGARWAL, Ishwar, SONI, Vishal, PILLILLI, Bharat
Format:	Patent
Sprache:	eng
Schlagworte:	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!