SYSTEMS AND METHODS FOR FLUSH PLUS RELOAD CACHE SIDE-CHANNEL ATTACK MITIGATION
Systems and methods related to flush plus reload cache side-channel attack mitigation are described. An example method for mitigating a side-channel timing attack in a system including a processor having at least one cache is described. The method includes receiving a first instruction, where the fi...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | AGARWAL, Ishwar SONI, Vishal PILLILLI, Bharat |
| description | Systems and methods related to flush plus reload cache side-channel attack mitigation are described. An example method for mitigating a side-channel timing attack in a system including a processor having at least one cache is described. The method includes receiving a first instruction, where the first instruction, when executed by the processor, is configured to flush at least one cache line from the at least one cache associated with the processor. The method further includes, prior to execution of the first instruction by the processor, automatically mapping the first instruction to a second instruction such that the at least one cache line is not flushed from the at least one cache even in response to receiving the first instruction. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2023385410A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2023385410A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2023385410A13</originalsourceid><addsrcrecordid>eNqNyrsKwkAQQNE0FqL-w4B1IA-FtMPurLu4D8lMCqsQZK1EA_H_0cIPsLmnuesi8pWFAgNGDYHEJs1gUg_GD2zh8i305BNqUKgsATtNpbIYI3lAEVRnCE7cCcWluC1W9-mx5N3PTbE3JMqWeX6NeZmnW37m9zhwUzVt2x0PdYV1-9_1Aba5LzA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SYSTEMS AND METHODS FOR FLUSH PLUS RELOAD CACHE SIDE-CHANNEL ATTACK MITIGATION</title><source>esp@cenet</source><creator>AGARWAL, Ishwar ; SONI, Vishal ; PILLILLI, Bharat</creator><creatorcontrib>AGARWAL, Ishwar ; SONI, Vishal ; PILLILLI, Bharat</creatorcontrib><description>Systems and methods related to flush plus reload cache side-channel attack mitigation are described. An example method for mitigating a side-channel timing attack in a system including a processor having at least one cache is described. The method includes receiving a first instruction, where the first instruction, when executed by the processor, is configured to flush at least one cache line from the at least one cache associated with the processor. The method further includes, prior to execution of the first instruction by the processor, automatically mapping the first instruction to a second instruction such that the at least one cache line is not flushed from the at least one cache even in response to receiving the first instruction.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20231130&DB=EPODOC&CC=US&NR=2023385410A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20231130&DB=EPODOC&CC=US&NR=2023385410A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>AGARWAL, Ishwar</creatorcontrib><creatorcontrib>SONI, Vishal</creatorcontrib><creatorcontrib>PILLILLI, Bharat</creatorcontrib><title>SYSTEMS AND METHODS FOR FLUSH PLUS RELOAD CACHE SIDE-CHANNEL ATTACK MITIGATION</title><description>Systems and methods related to flush plus reload cache side-channel attack mitigation are described. An example method for mitigating a side-channel timing attack in a system including a processor having at least one cache is described. The method includes receiving a first instruction, where the first instruction, when executed by the processor, is configured to flush at least one cache line from the at least one cache associated with the processor. The method further includes, prior to execution of the first instruction by the processor, automatically mapping the first instruction to a second instruction such that the at least one cache line is not flushed from the at least one cache even in response to receiving the first instruction.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyrsKwkAQQNE0FqL-w4B1IA-FtMPurLu4D8lMCqsQZK1EA_H_0cIPsLmnuesi8pWFAgNGDYHEJs1gUg_GD2zh8i305BNqUKgsATtNpbIYI3lAEVRnCE7cCcWluC1W9-mx5N3PTbE3JMqWeX6NeZmnW37m9zhwUzVt2x0PdYV1-9_1Aba5LzA</recordid><startdate>20231130</startdate><enddate>20231130</enddate><creator>AGARWAL, Ishwar</creator><creator>SONI, Vishal</creator><creator>PILLILLI, Bharat</creator><scope>EVB</scope></search><sort><creationdate>20231130</creationdate><title>SYSTEMS AND METHODS FOR FLUSH PLUS RELOAD CACHE SIDE-CHANNEL ATTACK MITIGATION</title><author>AGARWAL, Ishwar ; SONI, Vishal ; PILLILLI, Bharat</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2023385410A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2023</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>AGARWAL, Ishwar</creatorcontrib><creatorcontrib>SONI, Vishal</creatorcontrib><creatorcontrib>PILLILLI, Bharat</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>AGARWAL, Ishwar</au><au>SONI, Vishal</au><au>PILLILLI, Bharat</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SYSTEMS AND METHODS FOR FLUSH PLUS RELOAD CACHE SIDE-CHANNEL ATTACK MITIGATION</title><date>2023-11-30</date><risdate>2023</risdate><abstract>Systems and methods related to flush plus reload cache side-channel attack mitigation are described. An example method for mitigating a side-channel timing attack in a system including a processor having at least one cache is described. The method includes receiving a first instruction, where the first instruction, when executed by the processor, is configured to flush at least one cache line from the at least one cache associated with the processor. The method further includes, prior to execution of the first instruction by the processor, automatically mapping the first instruction to a second instruction such that the at least one cache line is not flushed from the at least one cache even in response to receiving the first instruction.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2023385410A1 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | SYSTEMS AND METHODS FOR FLUSH PLUS RELOAD CACHE SIDE-CHANNEL ATTACK MITIGATION |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-03T22%3A42%3A54IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=AGARWAL,%20Ishwar&rft.date=2023-11-30&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2023385410A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |