SEMICONDUCTOR DEVICE HAVING DOPED WORK FUNCTION METAL LAYER

SEMICONDUCTOR DEVICE HAVING DOPED WORK FUNCTION METAL LAYER

A semiconductor device includes a substrate, a gate stack, and epitaxy structures. The substrate has a P-type region. The gate stack is over the P-type region of the substrate and includes a gate dielectric layer, a bottom work function (WF) metal layer, a top WF metal layer, and a filling metal. Th...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: LIU, Chee-Wee, HSIAO, Yi-Hsiu, KUOK, Kun-Wa, HUANG, Chih-Hsiung, TSAI, Chung-En
Format: Patent
Sprache:eng
Schlagworte:
BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator LIU, Chee-Wee
HSIAO, Yi-Hsiu
KUOK, Kun-Wa
HUANG, Chih-Hsiung
TSAI, Chung-En
description A semiconductor device includes a substrate, a gate stack, and epitaxy structures. The substrate has a P-type region. The gate stack is over the P-type region of the substrate and includes a gate dielectric layer, a bottom work function (WF) metal layer, a top WF metal layer, and a filling metal. The bottom WF metal layer is over the gate dielectric layer. The top WF metal layer is over and in contact with the bottom WF metal layer. Dipoles are formed between the top WF metal layer and the bottom WF metal layer, and the dipoles direct from the bottom WF metal layer to the top WF metal layer. The filling metal is over the top WF metal layer. The epitaxy structures are over the P-type region of the substrate and on opposite sides of the gate stack.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2023369331A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2023369331A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2023369331A13</originalsourceid><addsrcrecordid>eNrjZLAOdvX1dPb3cwl1DvEPUnBxDfN0dlXwcAzz9HNXcPEPcHVRCPcP8lZwC_VzDvH091PwdQ1x9FHwcYx0DeJhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGRsbGZpbGxoaOhsbEqQIAjCYqRw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SEMICONDUCTOR DEVICE HAVING DOPED WORK FUNCTION METAL LAYER</title><source>esp@cenet</source><creator>LIU, Chee-Wee ; HSIAO, Yi-Hsiu ; KUOK, Kun-Wa ; HUANG, Chih-Hsiung ; TSAI, Chung-En</creator><creatorcontrib>LIU, Chee-Wee ; HSIAO, Yi-Hsiu ; KUOK, Kun-Wa ; HUANG, Chih-Hsiung ; TSAI, Chung-En</creatorcontrib><description>A semiconductor device includes a substrate, a gate stack, and epitaxy structures. The substrate has a P-type region. The gate stack is over the P-type region of the substrate and includes a gate dielectric layer, a bottom work function (WF) metal layer, a top WF metal layer, and a filling metal. The bottom WF metal layer is over the gate dielectric layer. The top WF metal layer is over and in contact with the bottom WF metal layer. Dipoles are formed between the top WF metal layer and the bottom WF metal layer, and the dipoles direct from the bottom WF metal layer to the top WF metal layer. The filling metal is over the top WF metal layer. The epitaxy structures are over the P-type region of the substrate and on opposite sides of the gate stack.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20231116&amp;DB=EPODOC&amp;CC=US&amp;NR=2023369331A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,777,882,25545,76296</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20231116&amp;DB=EPODOC&amp;CC=US&amp;NR=2023369331A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>LIU, Chee-Wee</creatorcontrib><creatorcontrib>HSIAO, Yi-Hsiu</creatorcontrib><creatorcontrib>KUOK, Kun-Wa</creatorcontrib><creatorcontrib>HUANG, Chih-Hsiung</creatorcontrib><creatorcontrib>TSAI, Chung-En</creatorcontrib><title>SEMICONDUCTOR DEVICE HAVING DOPED WORK FUNCTION METAL LAYER</title><description>A semiconductor device includes a substrate, a gate stack, and epitaxy structures. The substrate has a P-type region. The gate stack is over the P-type region of the substrate and includes a gate dielectric layer, a bottom work function (WF) metal layer, a top WF metal layer, and a filling metal. The bottom WF metal layer is over the gate dielectric layer. The top WF metal layer is over and in contact with the bottom WF metal layer. Dipoles are formed between the top WF metal layer and the bottom WF metal layer, and the dipoles direct from the bottom WF metal layer to the top WF metal layer. The filling metal is over the top WF metal layer. The epitaxy structures are over the P-type region of the substrate and on opposite sides of the gate stack.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLAOdvX1dPb3cwl1DvEPUnBxDfN0dlXwcAzz9HNXcPEPcHVRCPcP8lZwC_VzDvH091PwdQ1x9FHwcYx0DeJhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGRsbGZpbGxoaOhsbEqQIAjCYqRw</recordid><startdate>20231116</startdate><enddate>20231116</enddate><creator>LIU, Chee-Wee</creator><creator>HSIAO, Yi-Hsiu</creator><creator>KUOK, Kun-Wa</creator><creator>HUANG, Chih-Hsiung</creator><creator>TSAI, Chung-En</creator><scope>EVB</scope></search><sort><creationdate>20231116</creationdate><title>SEMICONDUCTOR DEVICE HAVING DOPED WORK FUNCTION METAL LAYER</title><author>LIU, Chee-Wee ; HSIAO, Yi-Hsiu ; KUOK, Kun-Wa ; HUANG, Chih-Hsiung ; TSAI, Chung-En</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2023369331A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2023</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>LIU, Chee-Wee</creatorcontrib><creatorcontrib>HSIAO, Yi-Hsiu</creatorcontrib><creatorcontrib>KUOK, Kun-Wa</creatorcontrib><creatorcontrib>HUANG, Chih-Hsiung</creatorcontrib><creatorcontrib>TSAI, Chung-En</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>LIU, Chee-Wee</au><au>HSIAO, Yi-Hsiu</au><au>KUOK, Kun-Wa</au><au>HUANG, Chih-Hsiung</au><au>TSAI, Chung-En</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SEMICONDUCTOR DEVICE HAVING DOPED WORK FUNCTION METAL LAYER</title><date>2023-11-16</date><risdate>2023</risdate><abstract>A semiconductor device includes a substrate, a gate stack, and epitaxy structures. The substrate has a P-type region. The gate stack is over the P-type region of the substrate and includes a gate dielectric layer, a bottom work function (WF) metal layer, a top WF metal layer, and a filling metal. The bottom WF metal layer is over the gate dielectric layer. The top WF metal layer is over and in contact with the bottom WF metal layer. Dipoles are formed between the top WF metal layer and the bottom WF metal layer, and the dipoles direct from the bottom WF metal layer to the top WF metal layer. The filling metal is over the top WF metal layer. The epitaxy structures are over the P-type region of the substrate and on opposite sides of the gate stack.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2023369331A1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title SEMICONDUCTOR DEVICE HAVING DOPED WORK FUNCTION METAL LAYER
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-19T04%3A09%3A30IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=LIU,%20Chee-Wee&rft.date=2023-11-16&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2023369331A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true