POWER SHARING BY MULTIPLE EXPANSION CARDS

A first printed circuit board (PCB) comprises a first hardware interface, compatible with an interface standard, to couple the first PCB to a first socket of a second PCB, which further comprises a second socket, and first and second busses respectively coupled to the first and second sockets. The f...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Narayanan, Vishal, Baby, Anil
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Narayanan, Vishal
Baby, Anil
description A first printed circuit board (PCB) comprises a first hardware interface, compatible with an interface standard, to couple the first PCB to a first socket of a second PCB, which further comprises a second socket, and first and second busses respectively coupled to the first and second sockets. The first PCB comprises a second hardware interface to communicate a first signal, to indicate a total current drawn by multiple PCBs, and a second signal each with a third PCB while the third PCB is coupled to the second PCB at the second socket. The first PCB comprises circuitry to impose a limit on power consumption by the first PCB, circuitry to generate, with the third PCB, the first signal, and circuitry to generate a second signal, which is to provide, for each of the multiple PCBs, an indication of whether respective circuitry of the PCB is to be throttled.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2023367368A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2023367368A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2023367368A13</originalsourceid><addsrcrecordid>eNrjZNAM8A93DVII9nAM8vRzV3CKVPAN9QnxDPBxVXCNCHD0C_b091NwdgxyCeZhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGRsbGZubGZhaOhsbEqQIAy2Aldg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>POWER SHARING BY MULTIPLE EXPANSION CARDS</title><source>esp@cenet</source><creator>Narayanan, Vishal ; Baby, Anil</creator><creatorcontrib>Narayanan, Vishal ; Baby, Anil</creatorcontrib><description>A first printed circuit board (PCB) comprises a first hardware interface, compatible with an interface standard, to couple the first PCB to a first socket of a second PCB, which further comprises a second socket, and first and second busses respectively coupled to the first and second sockets. The first PCB comprises a second hardware interface to communicate a first signal, to indicate a total current drawn by multiple PCBs, and a second signal each with a third PCB while the third PCB is coupled to the second PCB at the second socket. The first PCB comprises circuitry to impose a limit on power consumption by the first PCB, circuitry to generate, with the third PCB, the first signal, and circuitry to generate a second signal, which is to provide, for each of the multiple PCBs, an indication of whether respective circuitry of the PCB is to be throttled.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20231116&amp;DB=EPODOC&amp;CC=US&amp;NR=2023367368A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,778,883,25551,76302</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20231116&amp;DB=EPODOC&amp;CC=US&amp;NR=2023367368A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Narayanan, Vishal</creatorcontrib><creatorcontrib>Baby, Anil</creatorcontrib><title>POWER SHARING BY MULTIPLE EXPANSION CARDS</title><description>A first printed circuit board (PCB) comprises a first hardware interface, compatible with an interface standard, to couple the first PCB to a first socket of a second PCB, which further comprises a second socket, and first and second busses respectively coupled to the first and second sockets. The first PCB comprises a second hardware interface to communicate a first signal, to indicate a total current drawn by multiple PCBs, and a second signal each with a third PCB while the third PCB is coupled to the second PCB at the second socket. The first PCB comprises circuitry to impose a limit on power consumption by the first PCB, circuitry to generate, with the third PCB, the first signal, and circuitry to generate a second signal, which is to provide, for each of the multiple PCBs, an indication of whether respective circuitry of the PCB is to be throttled.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNAM8A93DVII9nAM8vRzV3CKVPAN9QnxDPBxVXCNCHD0C_b091NwdgxyCeZhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGRsbGZubGZhaOhsbEqQIAy2Aldg</recordid><startdate>20231116</startdate><enddate>20231116</enddate><creator>Narayanan, Vishal</creator><creator>Baby, Anil</creator><scope>EVB</scope></search><sort><creationdate>20231116</creationdate><title>POWER SHARING BY MULTIPLE EXPANSION CARDS</title><author>Narayanan, Vishal ; Baby, Anil</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2023367368A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2023</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>Narayanan, Vishal</creatorcontrib><creatorcontrib>Baby, Anil</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Narayanan, Vishal</au><au>Baby, Anil</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>POWER SHARING BY MULTIPLE EXPANSION CARDS</title><date>2023-11-16</date><risdate>2023</risdate><abstract>A first printed circuit board (PCB) comprises a first hardware interface, compatible with an interface standard, to couple the first PCB to a first socket of a second PCB, which further comprises a second socket, and first and second busses respectively coupled to the first and second sockets. The first PCB comprises a second hardware interface to communicate a first signal, to indicate a total current drawn by multiple PCBs, and a second signal each with a third PCB while the third PCB is coupled to the second PCB at the second socket. The first PCB comprises circuitry to impose a limit on power consumption by the first PCB, circuitry to generate, with the third PCB, the first signal, and circuitry to generate a second signal, which is to provide, for each of the multiple PCBs, an indication of whether respective circuitry of the PCB is to be throttled.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2023367368A1
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title POWER SHARING BY MULTIPLE EXPANSION CARDS
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-15T16%3A38%3A56IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Narayanan,%20Vishal&rft.date=2023-11-16&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2023367368A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true