ASYMMETRICAL ELECTROLYTIC PLATING FOR A CONDUCTIVE PATTERN
The present invention relates to methods and systems for deposition of metal conductors using asymmetrical electrolytic plating, in which one surface (e.g., top) of a substrate is coated with an electrical conductor, and an opposite (e.g., bottom, or other) surface of which is not coated. A channel...
Gespeichert in:
| Hauptverfasser: | , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Vinson, Michael Riley Iketani, Shinichi |
| description | The present invention relates to methods and systems for deposition of metal conductors using asymmetrical electrolytic plating, in which one surface (e.g., top) of a substrate is coated with an electrical conductor, and an opposite (e.g., bottom, or other) surface of which is not coated. A channel is formed between the two sides of the substrate, passing through the substrate and, in some embodiments, passing through the conductor. Electrolytic plating is performed such that metal is deposited from the edge of the conduct proximal to the channel, along the side walls of the channel, and up to, and in some embodiments on to, the other side of the substrate. Use of etching or plate resist layers are also contemplated. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2023345642A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2023345642A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2023345642A13</originalsourceid><addsrcrecordid>eNrjZLByDI709XUNCfJ0dvRRcPVxdQ4J8veJDPF0VgjwcQzx9HNXcPMPUnBUcPb3cwl1DvEMc1UIcAwJcQ3y42FgTUvMKU7lhdLcDMpuriHOHrqpBfnxqcUFicmpeakl8aHBRgZGxsYmpmYmRo6GxsSpAgB-YSo6</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>ASYMMETRICAL ELECTROLYTIC PLATING FOR A CONDUCTIVE PATTERN</title><source>esp@cenet</source><creator>Vinson, Michael Riley ; Iketani, Shinichi</creator><creatorcontrib>Vinson, Michael Riley ; Iketani, Shinichi</creatorcontrib><description>The present invention relates to methods and systems for deposition of metal conductors using asymmetrical electrolytic plating, in which one surface (e.g., top) of a substrate is coated with an electrical conductor, and an opposite (e.g., bottom, or other) surface of which is not coated. A channel is formed between the two sides of the substrate, passing through the substrate and, in some embodiments, passing through the conductor. Electrolytic plating is performed such that metal is deposited from the edge of the conduct proximal to the channel, along the side walls of the channel, and up to, and in some embodiments on to, the other side of the substrate. Use of etching or plate resist layers are also contemplated.</description><language>eng</language><subject>APPARATUS THEREFOR ; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ; CHEMISTRY ; ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; ELECTROFORMING ; ELECTROLYTIC OR ELECTROPHORETIC PROCESSES ; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS ; METALLURGY ; PRINTED CIRCUITS ; PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTIONOF COATINGS</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20231026&DB=EPODOC&CC=US&NR=2023345642A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20231026&DB=EPODOC&CC=US&NR=2023345642A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Vinson, Michael Riley</creatorcontrib><creatorcontrib>Iketani, Shinichi</creatorcontrib><title>ASYMMETRICAL ELECTROLYTIC PLATING FOR A CONDUCTIVE PATTERN</title><description>The present invention relates to methods and systems for deposition of metal conductors using asymmetrical electrolytic plating, in which one surface (e.g., top) of a substrate is coated with an electrical conductor, and an opposite (e.g., bottom, or other) surface of which is not coated. A channel is formed between the two sides of the substrate, passing through the substrate and, in some embodiments, passing through the conductor. Electrolytic plating is performed such that metal is deposited from the edge of the conduct proximal to the channel, along the side walls of the channel, and up to, and in some embodiments on to, the other side of the substrate. Use of etching or plate resist layers are also contemplated.</description><subject>APPARATUS THEREFOR</subject><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</subject><subject>CHEMISTRY</subject><subject>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>ELECTROFORMING</subject><subject>ELECTROLYTIC OR ELECTROPHORETIC PROCESSES</subject><subject>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</subject><subject>METALLURGY</subject><subject>PRINTED CIRCUITS</subject><subject>PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTIONOF COATINGS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLByDI709XUNCfJ0dvRRcPVxdQ4J8veJDPF0VgjwcQzx9HNXcPMPUnBUcPb3cwl1DvEMc1UIcAwJcQ3y42FgTUvMKU7lhdLcDMpuriHOHrqpBfnxqcUFicmpeakl8aHBRgZGxsYmpmYmRo6GxsSpAgB-YSo6</recordid><startdate>20231026</startdate><enddate>20231026</enddate><creator>Vinson, Michael Riley</creator><creator>Iketani, Shinichi</creator><scope>EVB</scope></search><sort><creationdate>20231026</creationdate><title>ASYMMETRICAL ELECTROLYTIC PLATING FOR A CONDUCTIVE PATTERN</title><author>Vinson, Michael Riley ; Iketani, Shinichi</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2023345642A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2023</creationdate><topic>APPARATUS THEREFOR</topic><topic>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</topic><topic>CHEMISTRY</topic><topic>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>ELECTROFORMING</topic><topic>ELECTROLYTIC OR ELECTROPHORETIC PROCESSES</topic><topic>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</topic><topic>METALLURGY</topic><topic>PRINTED CIRCUITS</topic><topic>PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTIONOF COATINGS</topic><toplevel>online_resources</toplevel><creatorcontrib>Vinson, Michael Riley</creatorcontrib><creatorcontrib>Iketani, Shinichi</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Vinson, Michael Riley</au><au>Iketani, Shinichi</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>ASYMMETRICAL ELECTROLYTIC PLATING FOR A CONDUCTIVE PATTERN</title><date>2023-10-26</date><risdate>2023</risdate><abstract>The present invention relates to methods and systems for deposition of metal conductors using asymmetrical electrolytic plating, in which one surface (e.g., top) of a substrate is coated with an electrical conductor, and an opposite (e.g., bottom, or other) surface of which is not coated. A channel is formed between the two sides of the substrate, passing through the substrate and, in some embodiments, passing through the conductor. Electrolytic plating is performed such that metal is deposited from the edge of the conduct proximal to the channel, along the side walls of the channel, and up to, and in some embodiments on to, the other side of the substrate. Use of etching or plate resist layers are also contemplated.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2023345642A1 |
| source | esp@cenet |
| subjects | APPARATUS THEREFOR CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS CHEMISTRY ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ELECTRICITY ELECTROFORMING ELECTROLYTIC OR ELECTROPHORETIC PROCESSES MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS METALLURGY PRINTED CIRCUITS PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTIONOF COATINGS |
| title | ASYMMETRICAL ELECTROLYTIC PLATING FOR A CONDUCTIVE PATTERN |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-30T09%3A46%3A38IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Vinson,%20Michael%20Riley&rft.date=2023-10-26&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2023345642A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |