PASSIVE CARRIER-BASED DEVICE DELIVERY FOR SLOT-BASED HIGH-VOLUME SEMICONDUCTOR TEST SYSTEM

A testing apparatus comprises a tester comprising a plurality of racks, wherein each rack comprises a plurality of slots, wherein each slot comprises: (a) an interface board affixed in a slot of a rack, wherein the interface board comprises test circuitry and a plurality of sockets, each socket oper...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Leventhal, Ira, Oseguera, Gilberto, Kabbani, Samer, Kiyokawa, Toshiyuki, CRUZAN, Gregory, RANGANATHAN, Karthik, Ikeda, Hiroki
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Leventhal, Ira
Oseguera, Gilberto
Kabbani, Samer
Kiyokawa, Toshiyuki
CRUZAN, Gregory
RANGANATHAN, Karthik
Ikeda, Hiroki
description A testing apparatus comprises a tester comprising a plurality of racks, wherein each rack comprises a plurality of slots, wherein each slot comprises: (a) an interface board affixed in a slot of a rack, wherein the interface board comprises test circuitry and a plurality of sockets, each socket operable to receive a device under test (DUT); and (b) a carrier comprising an array of DUTs, wherein the carrier is operable to displace into the slot of the rack, and wherein each DUT in the array of DUTs aligns with a respective socket of the plurality of sockets on the interface board. The testing apparatus further comprises a pick-and-place mechanism for loading the array of DUTs into the carrier and an elevator for transporting the carrier to the slot of the rack.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2023314512A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2023314512A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2023314512A13</originalsourceid><addsrcrecordid>eNqNyjEKwjAUgOEsDqLe4YFzwaR6gJi8mkBrJC8J1KUUiZNood4fM_QATv_w_Wt2v0kimxCU9N6ir86SUIPGZBWWtMV8D43zQK0LCxt7MVVybewQCDur3FVHFcoUkAJQTwG7LVs9x9ecd0s3bN9gUKbK02fI8zQ-8jt_h0jiIOqaH09cSF7_d_0ALUoy5A</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>PASSIVE CARRIER-BASED DEVICE DELIVERY FOR SLOT-BASED HIGH-VOLUME SEMICONDUCTOR TEST SYSTEM</title><source>esp@cenet</source><creator>Leventhal, Ira ; Oseguera, Gilberto ; Kabbani, Samer ; Kiyokawa, Toshiyuki ; CRUZAN, Gregory ; RANGANATHAN, Karthik ; Ikeda, Hiroki</creator><creatorcontrib>Leventhal, Ira ; Oseguera, Gilberto ; Kabbani, Samer ; Kiyokawa, Toshiyuki ; CRUZAN, Gregory ; RANGANATHAN, Karthik ; Ikeda, Hiroki</creatorcontrib><description>A testing apparatus comprises a tester comprising a plurality of racks, wherein each rack comprises a plurality of slots, wherein each slot comprises: (a) an interface board affixed in a slot of a rack, wherein the interface board comprises test circuitry and a plurality of sockets, each socket operable to receive a device under test (DUT); and (b) a carrier comprising an array of DUTs, wherein the carrier is operable to displace into the slot of the rack, and wherein each DUT in the array of DUTs aligns with a respective socket of the plurality of sockets on the interface board. The testing apparatus further comprises a pick-and-place mechanism for loading the array of DUTs into the carrier and an elevator for transporting the carrier to the slot of the rack.</description><language>eng</language><subject>MEASURING ; MEASURING ELECTRIC VARIABLES ; MEASURING MAGNETIC VARIABLES ; PHYSICS ; TESTING</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20231005&amp;DB=EPODOC&amp;CC=US&amp;NR=2023314512A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20231005&amp;DB=EPODOC&amp;CC=US&amp;NR=2023314512A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Leventhal, Ira</creatorcontrib><creatorcontrib>Oseguera, Gilberto</creatorcontrib><creatorcontrib>Kabbani, Samer</creatorcontrib><creatorcontrib>Kiyokawa, Toshiyuki</creatorcontrib><creatorcontrib>CRUZAN, Gregory</creatorcontrib><creatorcontrib>RANGANATHAN, Karthik</creatorcontrib><creatorcontrib>Ikeda, Hiroki</creatorcontrib><title>PASSIVE CARRIER-BASED DEVICE DELIVERY FOR SLOT-BASED HIGH-VOLUME SEMICONDUCTOR TEST SYSTEM</title><description>A testing apparatus comprises a tester comprising a plurality of racks, wherein each rack comprises a plurality of slots, wherein each slot comprises: (a) an interface board affixed in a slot of a rack, wherein the interface board comprises test circuitry and a plurality of sockets, each socket operable to receive a device under test (DUT); and (b) a carrier comprising an array of DUTs, wherein the carrier is operable to displace into the slot of the rack, and wherein each DUT in the array of DUTs aligns with a respective socket of the plurality of sockets on the interface board. The testing apparatus further comprises a pick-and-place mechanism for loading the array of DUTs into the carrier and an elevator for transporting the carrier to the slot of the rack.</description><subject>MEASURING</subject><subject>MEASURING ELECTRIC VARIABLES</subject><subject>MEASURING MAGNETIC VARIABLES</subject><subject>PHYSICS</subject><subject>TESTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyjEKwjAUgOEsDqLe4YFzwaR6gJi8mkBrJC8J1KUUiZNood4fM_QATv_w_Wt2v0kimxCU9N6ir86SUIPGZBWWtMV8D43zQK0LCxt7MVVybewQCDur3FVHFcoUkAJQTwG7LVs9x9ecd0s3bN9gUKbK02fI8zQ-8jt_h0jiIOqaH09cSF7_d_0ALUoy5A</recordid><startdate>20231005</startdate><enddate>20231005</enddate><creator>Leventhal, Ira</creator><creator>Oseguera, Gilberto</creator><creator>Kabbani, Samer</creator><creator>Kiyokawa, Toshiyuki</creator><creator>CRUZAN, Gregory</creator><creator>RANGANATHAN, Karthik</creator><creator>Ikeda, Hiroki</creator><scope>EVB</scope></search><sort><creationdate>20231005</creationdate><title>PASSIVE CARRIER-BASED DEVICE DELIVERY FOR SLOT-BASED HIGH-VOLUME SEMICONDUCTOR TEST SYSTEM</title><author>Leventhal, Ira ; Oseguera, Gilberto ; Kabbani, Samer ; Kiyokawa, Toshiyuki ; CRUZAN, Gregory ; RANGANATHAN, Karthik ; Ikeda, Hiroki</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2023314512A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2023</creationdate><topic>MEASURING</topic><topic>MEASURING ELECTRIC VARIABLES</topic><topic>MEASURING MAGNETIC VARIABLES</topic><topic>PHYSICS</topic><topic>TESTING</topic><toplevel>online_resources</toplevel><creatorcontrib>Leventhal, Ira</creatorcontrib><creatorcontrib>Oseguera, Gilberto</creatorcontrib><creatorcontrib>Kabbani, Samer</creatorcontrib><creatorcontrib>Kiyokawa, Toshiyuki</creatorcontrib><creatorcontrib>CRUZAN, Gregory</creatorcontrib><creatorcontrib>RANGANATHAN, Karthik</creatorcontrib><creatorcontrib>Ikeda, Hiroki</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Leventhal, Ira</au><au>Oseguera, Gilberto</au><au>Kabbani, Samer</au><au>Kiyokawa, Toshiyuki</au><au>CRUZAN, Gregory</au><au>RANGANATHAN, Karthik</au><au>Ikeda, Hiroki</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>PASSIVE CARRIER-BASED DEVICE DELIVERY FOR SLOT-BASED HIGH-VOLUME SEMICONDUCTOR TEST SYSTEM</title><date>2023-10-05</date><risdate>2023</risdate><abstract>A testing apparatus comprises a tester comprising a plurality of racks, wherein each rack comprises a plurality of slots, wherein each slot comprises: (a) an interface board affixed in a slot of a rack, wherein the interface board comprises test circuitry and a plurality of sockets, each socket operable to receive a device under test (DUT); and (b) a carrier comprising an array of DUTs, wherein the carrier is operable to displace into the slot of the rack, and wherein each DUT in the array of DUTs aligns with a respective socket of the plurality of sockets on the interface board. The testing apparatus further comprises a pick-and-place mechanism for loading the array of DUTs into the carrier and an elevator for transporting the carrier to the slot of the rack.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2023314512A1
source esp@cenet
subjects MEASURING
MEASURING ELECTRIC VARIABLES
MEASURING MAGNETIC VARIABLES
PHYSICS
TESTING
title PASSIVE CARRIER-BASED DEVICE DELIVERY FOR SLOT-BASED HIGH-VOLUME SEMICONDUCTOR TEST SYSTEM
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-25T13%3A37%3A23IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Leventhal,%20Ira&rft.date=2023-10-05&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2023314512A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true