Modular Compilation Flows for a Programmable Logic Device

Modular Compilation Flows for a Programmable Logic Device

Systems or methods of the present disclosure may provide an electronic device that includes memory storing instructions; and a processor, that when executing the instructions, is to receive a design for a programmable fabric of an integrated circuit device. The instructions are also to cause the pro...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Sinclair, Byron, Singh, Deshanand P, Liang, Chengping, Zhang, Victor Tzi-on, Iyer, Mahesh A, Kinsner, Michael, Quan, Gabriel
Format: Patent
Sprache:eng
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Sinclair, Byron
Singh, Deshanand P
Liang, Chengping
Zhang, Victor Tzi-on
Iyer, Mahesh A
Kinsner, Michael
Quan, Gabriel
description Systems or methods of the present disclosure may provide an electronic device that includes memory storing instructions; and a processor, that when executing the instructions, is to receive a design for a programmable fabric of an integrated circuit device. The instructions are also to cause the processor to cause compilation of the design into a configuration during a compilation window. The instructions further are to cause the processor to determine at least some routing for the configuration outside of the compilation window.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2023237231A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2023237231A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2023237231A13</originalsourceid><addsrcrecordid>eNrjZLD0zU8pzUksUnDOzy3IzEksyczPU3DLyS8vVkjLL1JIVAgoyk8vSszNTUzKSVXwyU_PTFZwSS3LTE7lYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBkbGRsbmRsaGjobGxKkCAMANLwM</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Modular Compilation Flows for a Programmable Logic Device</title><source>esp@cenet</source><creator>Sinclair, Byron ; Singh, Deshanand P ; Liang, Chengping ; Zhang, Victor Tzi-on ; Iyer, Mahesh A ; Kinsner, Michael ; Quan, Gabriel</creator><creatorcontrib>Sinclair, Byron ; Singh, Deshanand P ; Liang, Chengping ; Zhang, Victor Tzi-on ; Iyer, Mahesh A ; Kinsner, Michael ; Quan, Gabriel</creatorcontrib><description>Systems or methods of the present disclosure may provide an electronic device that includes memory storing instructions; and a processor, that when executing the instructions, is to receive a design for a programmable fabric of an integrated circuit device. The instructions are also to cause the processor to cause compilation of the design into a configuration during a compilation window. The instructions further are to cause the processor to determine at least some routing for the configuration outside of the compilation window.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20230727&amp;DB=EPODOC&amp;CC=US&amp;NR=2023237231A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20230727&amp;DB=EPODOC&amp;CC=US&amp;NR=2023237231A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Sinclair, Byron</creatorcontrib><creatorcontrib>Singh, Deshanand P</creatorcontrib><creatorcontrib>Liang, Chengping</creatorcontrib><creatorcontrib>Zhang, Victor Tzi-on</creatorcontrib><creatorcontrib>Iyer, Mahesh A</creatorcontrib><creatorcontrib>Kinsner, Michael</creatorcontrib><creatorcontrib>Quan, Gabriel</creatorcontrib><title>Modular Compilation Flows for a Programmable Logic Device</title><description>Systems or methods of the present disclosure may provide an electronic device that includes memory storing instructions; and a processor, that when executing the instructions, is to receive a design for a programmable fabric of an integrated circuit device. The instructions are also to cause the processor to cause compilation of the design into a configuration during a compilation window. The instructions further are to cause the processor to determine at least some routing for the configuration outside of the compilation window.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLD0zU8pzUksUnDOzy3IzEksyczPU3DLyS8vVkjLL1JIVAgoyk8vSszNTUzKSVXwyU_PTFZwSS3LTE7lYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBkbGRsbmRsaGjobGxKkCAMANLwM</recordid><startdate>20230727</startdate><enddate>20230727</enddate><creator>Sinclair, Byron</creator><creator>Singh, Deshanand P</creator><creator>Liang, Chengping</creator><creator>Zhang, Victor Tzi-on</creator><creator>Iyer, Mahesh A</creator><creator>Kinsner, Michael</creator><creator>Quan, Gabriel</creator><scope>EVB</scope></search><sort><creationdate>20230727</creationdate><title>Modular Compilation Flows for a Programmable Logic Device</title><author>Sinclair, Byron ; Singh, Deshanand P ; Liang, Chengping ; Zhang, Victor Tzi-on ; Iyer, Mahesh A ; Kinsner, Michael ; Quan, Gabriel</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2023237231A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2023</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>Sinclair, Byron</creatorcontrib><creatorcontrib>Singh, Deshanand P</creatorcontrib><creatorcontrib>Liang, Chengping</creatorcontrib><creatorcontrib>Zhang, Victor Tzi-on</creatorcontrib><creatorcontrib>Iyer, Mahesh A</creatorcontrib><creatorcontrib>Kinsner, Michael</creatorcontrib><creatorcontrib>Quan, Gabriel</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Sinclair, Byron</au><au>Singh, Deshanand P</au><au>Liang, Chengping</au><au>Zhang, Victor Tzi-on</au><au>Iyer, Mahesh A</au><au>Kinsner, Michael</au><au>Quan, Gabriel</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Modular Compilation Flows for a Programmable Logic Device</title><date>2023-07-27</date><risdate>2023</risdate><abstract>Systems or methods of the present disclosure may provide an electronic device that includes memory storing instructions; and a processor, that when executing the instructions, is to receive a design for a programmable fabric of an integrated circuit device. The instructions are also to cause the processor to cause compilation of the design into a configuration during a compilation window. The instructions further are to cause the processor to determine at least some routing for the configuration outside of the compilation window.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2023237231A1
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title Modular Compilation Flows for a Programmable Logic Device
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-03T15%3A52%3A20IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Sinclair,%20Byron&rft.date=2023-07-27&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2023237231A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true