MEMORY DEVICE
A device includes a memory cell array configured to store data; and a signal propagation circuit configured to propagate a signal between the memory cell array and a host. The signal propagation circuit includes a first inverted signal output circuit, a second inverted signal output circuit includin...
Gespeichert in:
| Hauptverfasser: | , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | FUKUDA, Ryo DOME, Masato YAMAMOTO, Kensuke KUBOTA, Kenro KOYANAGI, Masaru MATSUNO, Junya |
| description | A device includes a memory cell array configured to store data; and a signal propagation circuit configured to propagate a signal between the memory cell array and a host. The signal propagation circuit includes a first inverted signal output circuit, a second inverted signal output circuit including an input terminal connected to i) an output terminal of the first inverted signal output circuit and ii) an output terminal of the second inverted signal output circuit, a third inverted signal output circuit including an input terminal connected to i) the output terminal of the first inverted signal output circuit and ii) the output terminal of the second inverted signal output circuit, and a fourth inverted signal output circuit including an input terminal connected to i) an output terminal of the third inverted signal output circuit and ii) an output terminal of the fourth inverted signal output circuit. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2023223938A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2023223938A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2023223938A13</originalsourceid><addsrcrecordid>eNrjZOD1dfX1D4pUcHEN83R25WFgTUvMKU7lhdLcDMpuriHOHrqpBfnxqcUFicmpeakl8aHBRgZGxkZGxpbGFo6GxsSpAgAcox2V</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>MEMORY DEVICE</title><source>esp@cenet</source><creator>FUKUDA, Ryo ; DOME, Masato ; YAMAMOTO, Kensuke ; KUBOTA, Kenro ; KOYANAGI, Masaru ; MATSUNO, Junya</creator><creatorcontrib>FUKUDA, Ryo ; DOME, Masato ; YAMAMOTO, Kensuke ; KUBOTA, Kenro ; KOYANAGI, Masaru ; MATSUNO, Junya</creatorcontrib><description>A device includes a memory cell array configured to store data; and a signal propagation circuit configured to propagate a signal between the memory cell array and a host. The signal propagation circuit includes a first inverted signal output circuit, a second inverted signal output circuit including an input terminal connected to i) an output terminal of the first inverted signal output circuit and ii) an output terminal of the second inverted signal output circuit, a third inverted signal output circuit including an input terminal connected to i) the output terminal of the first inverted signal output circuit and ii) the output terminal of the second inverted signal output circuit, and a fourth inverted signal output circuit including an input terminal connected to i) an output terminal of the third inverted signal output circuit and ii) an output terminal of the fourth inverted signal output circuit.</description><language>eng</language><subject>INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230713&DB=EPODOC&CC=US&NR=2023223938A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,309,781,886,25569,76552</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230713&DB=EPODOC&CC=US&NR=2023223938A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>FUKUDA, Ryo</creatorcontrib><creatorcontrib>DOME, Masato</creatorcontrib><creatorcontrib>YAMAMOTO, Kensuke</creatorcontrib><creatorcontrib>KUBOTA, Kenro</creatorcontrib><creatorcontrib>KOYANAGI, Masaru</creatorcontrib><creatorcontrib>MATSUNO, Junya</creatorcontrib><title>MEMORY DEVICE</title><description>A device includes a memory cell array configured to store data; and a signal propagation circuit configured to propagate a signal between the memory cell array and a host. The signal propagation circuit includes a first inverted signal output circuit, a second inverted signal output circuit including an input terminal connected to i) an output terminal of the first inverted signal output circuit and ii) an output terminal of the second inverted signal output circuit, a third inverted signal output circuit including an input terminal connected to i) the output terminal of the first inverted signal output circuit and ii) the output terminal of the second inverted signal output circuit, and a fourth inverted signal output circuit including an input terminal connected to i) an output terminal of the third inverted signal output circuit and ii) an output terminal of the fourth inverted signal output circuit.</description><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZOD1dfX1D4pUcHEN83R25WFgTUvMKU7lhdLcDMpuriHOHrqpBfnxqcUFicmpeakl8aHBRgZGxkZGxpbGFo6GxsSpAgAcox2V</recordid><startdate>20230713</startdate><enddate>20230713</enddate><creator>FUKUDA, Ryo</creator><creator>DOME, Masato</creator><creator>YAMAMOTO, Kensuke</creator><creator>KUBOTA, Kenro</creator><creator>KOYANAGI, Masaru</creator><creator>MATSUNO, Junya</creator><scope>EVB</scope></search><sort><creationdate>20230713</creationdate><title>MEMORY DEVICE</title><author>FUKUDA, Ryo ; DOME, Masato ; YAMAMOTO, Kensuke ; KUBOTA, Kenro ; KOYANAGI, Masaru ; MATSUNO, Junya</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2023223938A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2023</creationdate><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>FUKUDA, Ryo</creatorcontrib><creatorcontrib>DOME, Masato</creatorcontrib><creatorcontrib>YAMAMOTO, Kensuke</creatorcontrib><creatorcontrib>KUBOTA, Kenro</creatorcontrib><creatorcontrib>KOYANAGI, Masaru</creatorcontrib><creatorcontrib>MATSUNO, Junya</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>FUKUDA, Ryo</au><au>DOME, Masato</au><au>YAMAMOTO, Kensuke</au><au>KUBOTA, Kenro</au><au>KOYANAGI, Masaru</au><au>MATSUNO, Junya</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>MEMORY DEVICE</title><date>2023-07-13</date><risdate>2023</risdate><abstract>A device includes a memory cell array configured to store data; and a signal propagation circuit configured to propagate a signal between the memory cell array and a host. The signal propagation circuit includes a first inverted signal output circuit, a second inverted signal output circuit including an input terminal connected to i) an output terminal of the first inverted signal output circuit and ii) an output terminal of the second inverted signal output circuit, a third inverted signal output circuit including an input terminal connected to i) the output terminal of the first inverted signal output circuit and ii) the output terminal of the second inverted signal output circuit, and a fourth inverted signal output circuit including an input terminal connected to i) an output terminal of the third inverted signal output circuit and ii) an output terminal of the fourth inverted signal output circuit.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2023223938A1 |
| source | esp@cenet |
| subjects | INFORMATION STORAGE PHYSICS STATIC STORES |
| title | MEMORY DEVICE |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-15T07%3A03%3A36IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=FUKUDA,%20Ryo&rft.date=2023-07-13&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2023223938A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |