HARDWARE FOR END-TO-END COMMUNICATION PROTECTION IN ASIC
An apparatus comprising communication logic and a memory. The communication logic may be configured to receive a data payload, validate the data payload, decode an instruction from the data payload, generate a bypass signal in response to the instruction and generate a remote signal in response to a...
Gespeichert in:
Hauptverfasser: | , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Schreiben Sie den ersten Kommentar!